



06/27/01

06 29-01

FISH & RICHARDSON P.C.

Frederick P. Fish
1855-1930

W.K. Richardson
1859-1951

June 27, 2001

4350 La Jolla Village Drive
Suite 500
San Diego, California
92122

Telephone
858 678-5070

Facsimile
858 678-5099

Web Site
www.fr.com



Attorney Docket No.: 07977/280001/US5027

Box Patent Application
Commissioner for Patents
Washington, DC 20231

FR

BOSTON
DALLAS
DELAWARE
NEW YORK
SAN DIEGO
SILICON VALLEY
TWIN CITIES
WASHINGTON, DC

Presented for filing is a new original patent application of:

Applicant: SHUNPEI YAMAZAKI AND JUN KOYAMA

Title: SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD
THEREOF

Enclosed are the following papers, including those required to receive a filing date under 37 CFR §1.53(b):

Pages

Specification	70
Claims	10
Abstract	1
Declaration	3
Drawing(s)	20

Enclosures:

- Assignment cover sheet and an assignment, 3 pages, and a separate \$40 fee.

CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL 688 268 263 US

I hereby certify under 37 CFR §1.10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

June 27, 2001
Date of Deposit

Signature

Gildardo Vargas
Typed or Printed Name of Person Signing Certificate

FISH & RICHARDSON P.C.

Commissioner for Patents
June 27, 2001
Page 2

- New disclosure information, including:
Information disclosure statement, 2 pages.
PTO-1449, 1 pages.
References, 6 items.
- Certified copies of priority document(s) no(s) 2000-194222.
- Filing Fee.
- Postcard.

Under 35 USC 119, this application claims the benefit of a foreign priority application filed in Japan, serial number 2000-194222, filed June 28, 2000.

Total Claims 58; Independent Claims 8.

Basic filing fee	\$710
Total claims in excess of 20 times \$18	\$684
Independent claims in excess of 3 times \$80	\$400
Fee for multiple dependent claims	\$0
Total filing fee:	\$1794

A check for the filing fee is enclosed. Please apply any other required fees or any credits to deposit account 06-1050, referencing the attorney docket number shown above.


If this application is found to be incomplete, or if a telephone conference would otherwise be helpful, please call the undersigned at (858) 678-5070.

Kindly acknowledge receipt of this application by returning the enclosed postcard.

Please send all correspondence to:

SCOTT C. HARRIS
Fish & Richardson P.C.
4350 La Jolla Village Drive, Suite 500
San Diego, CA 92122

Respectfully submitted,


Scott C. Harris

Reg. No. 32,030
Enclosures
SCH/smr
10119221.doc

JAMES T. HAGLER
REG. NO 40,631

APPLICATION
FOR
UNITED STATES LETTERS PATENT

TITLE: SEMICONDUCTOR DEVICE AND MANUFACTURING
METHOD THEREOF

APPLICANT: SHUNPEI YAMAZAKI AND JUN KOYAMA

CERTIFICATE OF MAILING BY EXPRESS MAIL


Express Mail Label No. EL 688 268 263 US

I hereby certify under 37 CFR §1.10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the Commissioner for Patents, Washington, D.C. 20231.

June 27, 2001

Date of Deposit

Signature


Gildaro Vargas

Typed or Printed Name of Person Signing Certificate

**SEMICONDUCTOR DEVICE AND
MANUFACTURING METHOD THEREOF**

BACKGROUND OF THE INVENTION

5 1. Field of the Invention

The present invention relates to a semiconductor device using a semiconductor element (an element that is formed of a semiconductor film), particularly, to a liquid crystal display. The present invention also relates to electronic equipment employing the liquid crystal display for a display unit.

10 2. Description of Related Art

A technique that has been attracting attention in recent years is to fabricate a thin film transistor (TFT) using a semiconductor film (with a thickness on the order of several nm to several hundreds nm) that is formed on a substrate having an insulating surface. The thin film transistor is applied to a wide range of electronic 15 devices, including ICs and semiconductor devices. Its application to a switching element for a liquid crystal display is especially desired to be developed swiftly.

An active matrix liquid crystal display has a pixel portion comprising a plurality of pixels, each of which has a TFT (pixel TFT) and a liquid crystal cell. The liquid crystal cell has a pixel electrode, an opposite electrode, and a liquid crystal 20 interposed between the pixel electrode and the opposite electrode. The pixel TFT controls the voltage applied to the pixel electrode, whereby an image is displayed in the pixel portion.

A TFT whose active layer is formed of a semiconductor film having a crystal structure (a crystalline TFT) has high mobility. Therefore the crystalline TFT 25 makes it possible to integrate functional circuits on the same substrate so that the liquid

crystal display thus constructed can display an image with high definition.

In this specification, the semiconductor film having a crystal structure includes a single crystal semiconductor, a polycrystalline semiconductor, a microcrystalline semiconductor, and semiconductors disclosed in Japanese Patent 5 Application Laid-open Nos. Hei 7-130652, Hei 8-78329, Hei 10-135468 and Hei 10-135469.

In fabricating the active matrix liquid crystal display, a million to two million crystalline TFTs are needed in the pixel portion alone. In addition, the functional circuits to be provided in the periphery of the pixel portion also comprises 10 crystalline TFTs to increase the total number of required crystalline TFTs. The liquid crystal display has to meet the strict standard and the reliability of each crystalline TFT has to be solid in order to achieve a stable image display.

Characteristics of the TFT can be divided into characteristics in ON state and characteristics in OFF state. The characteristics in ON state include ON current, 15 mobility, S value and threshold. Of the characteristics in OFF state, OFF current is an important characteristic.

The liquid crystal display employing the thin film transistor (TFT) is frequently used as a light bulb in liquid crystal projectors and the like.

Projected light in projectors generally has an intensity of about million lux. 20 Most parts of projected light irradiate the pixel electrode whereas a part of the projected light enters the active layer of the TFT provided on an active matrix substrate. When the projected light enters a channel formation region of the active layer, in particular, a photoelectric current is generated in the region due to photoelectric effect to thereby increase OFF current of the TFT undesirably.

25 It is thus indispensable to set a shielding film capable of shielding against

light (black matrix) so as to prevent external light from entering the active layer of the TFT. Generally, the shielding film is provided on an opposite substrate or on the active matrix substrate.

In the case of providing the shielding film on the opposite substrate,
5 however, the bonding technique currently used takes too large margin for positioning of the shielding film on the opposite substrate and the aperture ratio is lowered as a result. Therefore this arrangement of the shielding film might not remain suitable considering the expected trend toward miniaturization of semiconductor elements.

On the other hand, in the case of providing the shielding film on the active
10 matrix substrate, the shielding film is formed usually above a transistor and a wiring that do not require to transmit visible light, with an interlayer insulating film interposed between the shielding film and the transistor and the wiring. This structure takes only a limited margin for positioning of the shielding film, and therefore can improve the aperture ratio.

15 Still, light can enter the active layer of the TFT from the active matrix substrate side if there is reflection light reflected at the surface of the active matrix substrate when the projected light passes through the liquid crystal display, or if plural liquid crystal displays are used in order to obtain color display and there is light that has passed through the other liquid crystal displays. In those cases, the shielding
20 film of the above configuration has difficulties in suppressing OFF current of the TFT.

SUMMARY OF THE INVENTION

The present invention has been made in view of the above, and an object of the present invention is therefore to provide a semiconductor device having a shielding film that is capable of preventing a TFT from increasing its OFF current because of
25

incident light coming from the active matrix substrate side.

The inventors of the present invention have thought of forming a shielding film between an active matrix substrate and an active layer of a TFT in order to prevent light coming from the active matrix substrate side from entering the active layer of the 5 TFT. According to this, the shielding film is covered with an insulating film and the active layer of the TFT is formed on the insulating film.

However, if the shielding film causes unevenness in the surface of the insulating film, the unevenness in turn deforms the active layer of the TFT and a characteristic of the TFT formed on the uneven insulating film is poor. To be specific, 10 the mobility is undesirably increased.

Although the surface of the insulating film can be planar if the insulating film is sufficiently thick, forming a thick insulating film takes time and it is no help in cutting the required time for the whole process of manufacturing the liquid crystal display. Moreover, increased thickness is accompanied with increased risks of the 15 substrate being bent and of the insulating film itself being peeled off the substrate due to the stress of the insulating film.

Then, the inventors of the present invention have thought out to form a shielding film on an active matrix substrate, cover the shielding film by forming an insulating film, and then polish the insulating film through CMP, i.e., Chemical- 20 Mechanical Polishing.

CMP is a method of leveling the surface chemically and mechanically with the surface of a polishing subject set as the reference. In general, the method uses a platen or a polishing plate and a polishing cloth or a polishing pad (hereinafter in this specification, generically referred to as pad) that is adhered to the top face of the 25 platen. The platen and the polishing subject are individually rotated or swung while

slurry is supplied between the polishing subject and the pad, so that the surface of the polishing subject is polished by a combination of chemical effect and mechanical effect.

With the above structure, the surface of the insulating film can be leveled

5 to avoid giving the TFT to be formed on the insulating film a poor characteristic. The polishing by CMP also helps to reduce the bending of the substrate which is caused by the stress of the insulating film, to a certain degree.

The shielding film can block light from the active matrix substrate side which otherwise would irradiate the channel formation region of the TFT, thereby

10 preventing the light from increasing OFF current of the TFT. Being formed on the active matrix substrate side, the shielding film needs only a limited margin for positioning itself, thereby improving the aperture ratio.

The shielding film can be formed above the TFT and a wiring with an interlayer insulating film interposed between the shielding film and the TFT and the 15 wiring, in addition to employing the structure of the present invention, namely, forming the shielding film between the active layer of the TFT and the substrate. Then light can more securely be prevented from entering the active layer, in particular, the channel formation region.

When the shielding film is formed between the active matrix substrate and

20 the active layer of the TFT, the wiring may be formed simultaneously. If the same material is used for the wiring and the shielding film and if the wiring is a gate signal line or a source signal line, image disturbance (discrimination) caused by orientation disorder in a liquid crystal material between pixels can be prevented.

According to the present invention, the insulating film formed so as to cover

25 the shielding film may be an inorganic material or an organic material. However, it has

to be a material that can be polished by CMP. The insulating film may be formed in two or more layers. In this case, the insulating film in the first layer is polished by CMP and the second layer of insulating film and higher are then layered on the polished first layer of insulating film. Alternatively, the polishing by CMP may be 5 performed on several layers of insulating films at once.

Hereinbelow the structure of the present invention is shown.

According to the present invention, there is provided a semiconductor device comprising:

a shielding film formed on an insulating surface;

10 a planarization insulating film formed on the insulating surface so as to cover the shielding film; and

a semiconductor layer formed so as to be in contact with the planarization insulating film, characterized in that:

the shielding film overlaps the semiconductor layer with the planarization

15 insulating film sandwiched therebetween; and

the planarization insulating film is polished by CMP before the semiconductor layer is formed.

According to the present invention, there is provided a semiconductor device comprising:

20 a shielding film formed on an insulating surface;

a planarization insulating film formed on the insulating surface so as to cover the shielding film; and

a thin film transistor including an active layer, the transistor being formed so as to be in contact with the planarization insulating film, characterized in that:

25 the active layer has a channel formation region;

the shielding film overlaps the entire channel formation region with the planarization insulating film sandwiched therebetween; and

the planarization insulating film is polished by CMP before the active layer is formed.

5 According to the present invention, there is provided a semiconductor device comprising:

a lower layer capacitance wiring formed on an insulating surface;

a planarization insulating film formed on the insulating surface so as to cover the lower layer capacitance wiring; and

10 a capacitance wiring formed so as to be in contact with the planarization insulating film, characterized in that:

the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween; and

15 the planarization insulating film is polished by CMP before the capacitance wiring is formed.

According to the present invention, there is provided a semiconductor device comprising:

a shielding film, a lower layer capacitance wiring and a lower layer wiring that are formed on an insulating surface;

20 a planarization insulating film formed on the insulating surface so as to cover the shielding film, the lower layer capacitance wiring and the lower layer wiring;

a thin film transistor including an active layer, the transistor being formed so as to be in contact with the planarization insulating film; and

25 a capacitance wiring formed so as to be in contact with the planarization

insulating film, characterized in that:

the active layer has a channel formation region;

the shielding film overlaps the entire channel formation region with the planarization insulating film sandwiched therebetween;

5 the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween;

the thin film transistor has a gate electrode electrically connected to the lower layer wiring; and

the planarization insulating film is polished by CMP before the active layer

10 is formed.

According to the present invention, there is provided a method of manufacturing a semiconductor device, comprising the steps of:

forming a shielding film that is in contact with an insulating surface;

forming an insulating film on the insulating surface so as to cover the

15 shielding film;

polishing the insulating film by CMP to form a planarization insulating film;

and

forming a semiconductor layer such that it is in contact with the planarization insulating film,

20 characterized in that the shielding film overlaps the semiconductor layer with the planarization insulating film sandwiched therebetween.

According to the present invention, there is provided a method of manufacturing a semiconductor device, comprising the steps of:

forming a shielding film that is in contact with an insulating surface;

25 forming an insulating film on the insulating surface so as to cover the

shielding film;

polishing the insulating film by CMP to form a planarization insulating film;
and

forming a thin film transistor including an active layer such that it is in
5 contact with the planarization insulating film, characterized in that:

the active layer has a channel formation region; and

the shielding film overlaps the entire channel formation region with the
planarization insulating film sandwiched therebetween.

According to the present invention, there is provided a method of
10 manufacturing a semiconductor device, comprising the steps of:

forming a lower layer capacitance wiring that is in contact with an insulating
surface;

forming an insulating film on the insulating surface so as to cover the lower
layer capacitance wiring;

15 polishing the insulating film by CMP to form a planarization insulating film;
and

forming a capacitance wiring such that it is in contact with the planarization
insulating film,

characterized in that the lower layer capacitance wiring overlaps the
20 capacitance wiring with the planarization insulating film sandwiched therebetween.

According to the present invention, there is provided a method of
manufacturing a semiconductor device, comprising the steps of:

forming a shielding film, a lower layer capacitance wiring and a lower layer
wiring that are in contact with an insulating surface;

25 forming an insulating film on the insulating surface so as to cover the

shielding film, the lower layer capacitance wiring and the lower layer wiring;

polishing the insulating film by CMP to form a planarization insulating film;

and

forming on the planarization insulating film a capacitance wiring and a thin

5 film transistor that includes an active layer, characterized in that:

the active layer has a channel formation region;

the shielding film overlaps the entire channel formation region with the planarization insulating film sandwiched therebetween;

the lower layer capacitance wiring overlaps the capacitance wiring with the

10 planarization insulating film sandwiched therebetween; and

the thin film transistor has a gate electrode electrically connected to the lower layer wiring.

According to the present invention, there is provided a method of manufacturing a semiconductor device as claimed in claim 26, characterized in that the 15 shielding film, the lower layer capacitance wiring and the lower layer wiring each has a thickness of 0.1 μm to 0.5 μm .

According to the present invention, there is provided a method of manufacturing a semiconductor device as claimed in claim 26 or 27, characterized in that the shielding film, the lower layer capacitance wiring and the lower layer wiring 20 are tapered around their edges.

According to the present invention, a method of manufacturing a semiconductor device as claimed in any one of claims 1 through 28, characterized in that the thickness of the planarization insulating film is 0.5 μm to 1.5 μm .

The present invention is a digital camera, a video camera, a goggle type

25 display device, an audio system, a notebook personal computer, a portable information

terminal, or a DVD player.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:

5 Figs. 1A to 1C are sectional views of an active matrix substrate according to the present invention;

Fig. 2 is a top view of a pixel according to the present invention;

10 Figs. 3A to 3C are diagrams showing a process of manufacturing a liquid crystal display according to the present invention;

15 Figs. 4A to 4C are diagrams showing the process of manufacturing the liquid crystal display according to the present invention;

Figs. 5A and 5B are diagrams showing the process of manufacturing the liquid crystal display according to the present invention;

20 Fig. 6 is a diagram showing the process of manufacturing the liquid crystal display according to the present invention;

Figs. 7A and 7B are diagrams showing a CMP apparatus;

Fig. 8 is an enlarged view of a carrier;

25 Figs. 9A to 9C are diagrams showing a process of manufacturing a liquid crystal display according to the present invention;

Figs. 10A to 10C are diagrams showing the process of manufacturing the liquid crystal display according to the present invention;

Figs. 11A and 11B are diagrams showing the process of manufacturing the liquid crystal display according to the present invention;

25 Figs. 12A and 12B are diagrams showing the process of manufacturing the liquid crystal display according to the present invention;

Figs. 13A to 13F are diagrams showing electronic equipment that employs a liquid crystal display of the present invention;

Figs. 14A to 14D are diagrams showing projectors each employing a liquid crystal display of the present invention;

5 Figs. 15A to 15C are diagrams showing projectors each employing a liquid crystal display of the present invention;

Figs. 16A to 16C are diagrams showing a process of manufacturing a liquid crystal display according to the present invention;

10 Figs. 17A to 17C are diagrams showing the process of manufacturing the liquid crystal display according to the present invention;

Figs. 18A and 18B are diagrams showing the process of manufacturing the liquid crystal display according to the present invention;

15 Fig. 19 is a diagram showing the process of manufacturing the liquid crystal display according to the present invention; and

Fig. 20 is a sectional view of a liquid crystal display according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The structure of the present invention will be described with reference to

20 Figs. 1A to 1C. First, a shielding film 102a, a lower layer capacitance wiring 102b and a lower layer wiring 102c are formed from the same material on a substrate 101. The substrate 101 is formed from quartz, glass or the like.

The shielding film 102a, the lower layer capacitance wiring 102b and the lower layer wiring 102c are required to have a light-shielding property, and W, WSix, 25 Cu, Al or the like can be used to form them. Other than the materials given above, any

material can be used as long as it has a light-shielding property and a conductivity and is capable of enduring the temperature during heat treatment in a later step along the process.

The structure shown in Figs. 1A to 1C has all of the shielding film 102a, the 5 lower layer capacitance wiring 102b and the lower layer wiring 102c, but the present invention is not limited thereto. Only one or two of the shielding film 102a, the lower layer capacitance wiring 102b and the lower layer wiring 102c may be formed. In the case where the shielding film 102a is formed alone, the material of the shielding film 10 may not have a conductivity if only it is capable of shielding against light and enduring the temperature during heat treatment in a later step along the process. For example, silicon, silicon oxide or silicon oxynitride can be mixed with a black pigment to be 10 used as the material for the shielding film.

The shielding film 102a, the lower layer capacitance wiring 102b and the lower layer wiring 102c can be formed by patterning a film of single layer or through 15 a metal mask without patterning.

Next, an insulating film 103a is formed on the substrate 101 so as to cover the shielding film 102a, the lower layer capacitance wiring 102b and the lower layer wiring 102c. The insulating film 103a is formed from an insulating material that is capable of enduring the temperature during heat treatment in a later step along the 20 process. (Fig. 1A)

The shielding film 102a, the lower layer capacitance wiring 102b and the lower layer wiring 102c may be tapered around their edges. Tapering the edges makes it possible to reduce unevenness in the insulating film subsequently formed and to shorten the required time for a polishing step by CMP.

25 The insulating film 103a is then polished by CMP. The slurry, pad and

CMP apparatus to be used in this CMP step may be known ones, and the polishing method to be employed here may also be a known one.

The unevenness in the surface of the insulating film 103a (corresponding to regions circled by dotted lines in Fig. 1A) is leveled through the polishing by CMP.

- 5 The insulating film 103a after receiving the leveling is referred to as planarization insulating film 103b. (Fig. 1B)

The surface of the planarization insulating film 103b is then washed. Thereafter, a capacitance wiring 104 is formed from silicon so as to be in contact with the planarization insulating film 103b above the lower layer capacitance wiring 102b.

- 10 The lower layer capacitance wiring 102b, the planarization insulating film 103b and the capacitance wiring 104 together form a capacitor 105.

An active layer 107 of a TFT 106 is formed so as to be in contact with the planarization insulating film 103b above the shielding film 102a. The active layer 107 has a channel formation region 108, and the entire channel formation region 108
15 overlaps the shielding film 102a through the planarization insulating film 103b.

A gate insulating film 109 is formed on the planarization insulating film 103b so as to cover the capacitance wiring 104 and the active layer 107.

The TFT 106 may be formed by any process in steps subsequent to formation of the planarization insulating film 103b. Although the TFT 106 is a top gate
20 TFT in this embodiment mode, it may instead be a bottom gate TFT.

The semiconductor layer formed on the planarization insulating film 103b is used as the active layer 107 of the TFT 106 in this embodiment mode. However, the present invention is not limited thereto. The semiconductor layer may be used for other semiconductor elements. For instance, the semiconductor layer may overlap the
25 shielding film with the planarization film sandwiched therebetween so that a diode is

formed on the planarization insulating film and only light coming from the opposite side of the substrate enter the diode.

With the above structure, the present invention can prevent light coming from the substrate 101 side from entering the channel formation region 108 of the TFT 5 106. Moreover, this invention can prevent level discontinuity between the active layer 107 of the TFT 106 and the capacitance wiring 104 which are formed on the insulating film covering the shielding film 102a, the lower layer capacitance wiring 102b and the lower layer wiring 102c without increasing the thickness of the insulating film because the surface thereof is leveled to form the planarization insulating film 103b. The 10 present invention is thus also capable of avoiding an increase in mobility of the TFT 106.

Embodiments of the present invention will be described below.

[Embodiment 1]

15 A top surface diagram of an example of a liquid crystal display with a light shielding film of the present invention is shown in Fig. 2.

Reference numeral 201 denotes a source signal line, and reference numeral 202 denotes a gate signal line. Reference numeral 203 is a lower layer capacitor wiring, and is provided in parallel with the gate signal line 202.

20 Reference numeral 205 denotes a pixel TFT, and controls input of the video signal which has been input to the source signal line 201 to the pixel electrode 208. The pixel TFT 205 has an active layer 206 and a gate electrode 207, and a channel forming region is provided in a region where the gate electrode 207 and the active layer 206 overlap. A light shielding film 204 is formed under the active layer 206, which 25 overlaps with the entire channel forming region.

In this embodiment, the gate signal line 202 corresponds to the lower layer wiring 102c in Fig. 1. A planarization insulating film (not shown) is formed above contacting the gate signal line 202, the lower layer capacitor wiring 203 and the light shielding film.

5 A gate electrode 207 is electrically connected to the gate signal line 202. One of a source region and a drain region of the active layer 206 is connected to source signal line 201, and the other is connected to a pixel electrode 208 through the connecting wiring 209.

Reference numeral 210 indicates a capacitor wiring formed simultaneously 10 as the active layer 206, and a capacitor is formed in the region where the capacitor wiring 210 and the lower layer capacitor wiring 203 overlap. Further reference numeral 211 indicates an upper layer capacitor wiring, and overlaps with the capacitor wiring 210 through the gate insulating film (not shown), and is electrically connected 15 with the lower layer capacitor wiring 203 through the contact hole. In the region where the capacitor wiring 210 and the upper layer capacitor wiring 211 overlap is also formed a capacitor.

Since two capacitors overlap in this embodiment, a sufficient amount of 20 storage capacitance can be obtained without degrading the aperture ratio. Further, the channel forming region of the pixel TFT 205 may be prevented from light incident from the active matrix substrate side. Note that the surface of the planarization insulating film (not shown) is leveled so that steps of the active layer 206 and the capacitor wiring 210 of the pixel TFT 205 formed on the insulating film may be prevented, and the mobility of the pixel TFT 205 can be suppressed, without the 25 thickness of the insulating film covering the lower layer capacitor wiring 203 increasing.

Note that, the present invention is not limited to the above described pixel structure.

[Embodiment 2]

5 In this embodiment, a detailed description will be given of a method of fabricating a pixel portion and TFTs (n-channel TFT and p-channel TFT) of a driver circuit provided in the periphery of the pixel portion on the same substrate at the same time.

First, as shown in FIG. 3A, a light shielding film 301a, a gate signal line 10 301b, and a lower layer capacitor wiring 301c are formed on an active matrix substrate (hereinafter, referred to as substrate) made of glass such as barium borosilicate glass or alumino borosilicate glass, typified by #7059 glass or #1737 glass of Corning Inc, or quartz.

Next, the light shielding film 301a, a gate signal line 301b, and a lower layer 15 capacitor wiring 301c are formed simultaneously. Specifically, W is formed with a thickness of 0.1 μm to 0.5 μm (in this embodiment 0.3 μm), and thereafter, an ICP (Inductively Coupled Plasma) etching method is used, in which CF_4 and Cl_2 are mixed in an etching gas, and an RF (13.56 MHz) power of 500 W is applied to a coil type electrode under a pressure of 1 Pa to generate plasma. An RF (13.56 MHz) power of 20 100 W is also applied to the side of the substrate (sample stage) and a substantially negative self bias voltage is applied.

Note that in this embodiment the light shielding film 301a, the gate signal line 25 301b, and the lower layer capacitor wiring 301c are formed of W, but the present invention is not limited to this. Materials other than W such as WSix, Cu and Al may be used. Further in addition to the above described materials, any material with a light

shielding property and a conductive property, and has resistance to the treatment temperature in the subsequent processes may be used.

Next an insulating film formed of silicon oxide is formed on the substrate 300 to cover the gate signal line 301b and the lower layer capacitor wiring 301c. As 5 the insulating film, a silicon oxide film, a silicon nitride film or a silicon oxynitride film may be used. For example, a silicon oxynitride film fabricated from SiH₄, NH₃ and N₂O by a plasma CVD method is formed to a thickness of 250 to 800 nm (preferably 300 to 500 nm), and a hydrogenated silicon oxynitride film similarly 10 fabricated from SiH₄ and N₂O is formed to a thickness of 250 to 800 nm (preferably 300 to 500 nm) to form a laminate. In this embodiment, the insulating film may be formed of a single layer structure of the insulating film formed of silicon oxide with a thickness of 1.0 μ m (preferably 0.5 to 1.5 μ m). Note that, the material of the insulating film is not limited to a silicon oxide.

The insulating film is then polished by CMP to form a planarization 15 insulating film 302. A known CMP technique can be used here. Slurry generally used in polishing an oxide film is a solid-liquid dispersion system slurry obtained by dispersing a 100 to 1000 nm[†] abrasive in a solution containing a reagent such as a pH adjuster. This embodiment uses a silica slurry (pH = 10 to 11) in which 20 wt% of 20 fumed silica particles obtained by pyrolyzing silicon chloride gas are dispersed in a solution added with potassium hydroxide.

After forming the polarization insulating film 302, a semiconductor layers 303 to 307 to be an active layer of TFT or a capacitor wiring is formed. The semiconductor layers 303 to 307 are formed of a crystalline semiconductor film manufactured from a semiconductor film having an amorphous structure with a laser 25 crystallization method or a known thermal crystallization method. The semiconductor

layers 303 to 307 are formed with a thickness of 25 to 80 nm (preferably 30 to 60 nm).

The material of the crystalline semiconductor film is not limited, but is preferably formed of silicon or a silicon germanium (SiGe) alloy.

Besides, in the case where the crystalline semiconductor film is manufactured by the laser crystallization method, a pulse oscillation type or a continuous-wave type excimer laser, YAG laser, or YVO_4 laser may be used. In the case where those lasers are used, it is appropriate to use a method in which laser light radiated from a laser oscillator is condensed by an optical system into a linear beam, and is irradiated to the semiconductor film. Although the conditions of the crystallization should be properly selected by an operator, in the case where the excimer laser is used, a pulse oscillation frequency is set as 300 Hz, and a laser energy density is set as 100 to 400 mJ/cm^2 (typically 200 to 300 mJ/cm^2). In the case where the YAG laser is used, it is appropriate that the second harmonic is used to set a pulse oscillation frequency as 30 to 300 kHz, and a laser energy density is set as 300 to 600 mJ/cm^2 (typically, 350 to 500 mJ/cm^2). Then, laser light condensed into a linear shape with a width of 100 to 1000 μm , for example, 400 μm , is irradiated to the whole surface of the substrate, and an overlapping ratio (overlap ratio) of the linear laser light at this time may be set as 50 to 98%.

Next, a gate insulating film 308 covering the semiconductor layer 303 to 307 is formed. The gate insulating film 308 uses a well-known method such as a plasma CVD method or a sputtering method with a thickness of 40 to 150 nm to be formed by an insulating film containing silicon. In this embodiment, a silicon oxynitride film was formed to a thickness of 120 nm. Of course, The gate insulating film is not limited to such a silicon oxynitride film, and may use a single layer or a laminate structure of an insulating film containing other silicon. For example, when the silicon oxide film is

used, it can be formed by plasma CVD in which TEOS (tetraethyl orthosilicate) and O₂ are mixed, with a reaction pressure of 40 Pa, a substrate temperature of from 300 to 400 °C, and discharged at a high frequency (13.56 MHz) power density of 0.5 to 0.8 W/cm². Good characteristics as the gate insulating film can be obtained in the silicon oxide film thus manufactured by the subsequent thermal annealing at 400 to 500 °C.

Then, on the gate insulating film 308, a first conductive film 309a and a second conductive film 309b are formed to form gate electrodes. In this embodiment, the first conductive film made from a TaN film with a film thickness of 50 to 100 nm and the second conductive film 309b made from a W film with a film thickness of 100 to 300 nm are formed into lamination (Fig. 3B).

The TaN film is formed by sputtering, and a Ta target is sputtered with Ar. If a proper amount of Xe or Kr is added to Ar, the internal stress of the Ta film is alleviated and the film can be prevented from peeling off. The resistivity of an α phase Ta film is about 20 $\mu\Omega\text{cm}$ and the film is suitable for use as the gate electrode. On the other hand, the resistivity of a β phase Ta film is about 180 $\mu\Omega\text{cm}$ and the film is not suitable for use as the gate electrode. To form a Ta film with an α phase, if a tantalum nitride with a crystalline structure near an α phase Ta film is formed with a thickness of 10 to 50 nm as a base of Ta, the Ta film with an α phase can readily be obtained.

The W film is formed by the sputtering method with a W target. The W film may be formed by thermal CVD using tungsten hexafluoride (WF₆). Whichever method is used, it is necessary to make the material have low resistance for use as the gate electrode, and it is preferred that the resistivity of the W film is set to less than or equal to 20 $\mu\Omega\text{cm}$. By making the crystal grains large, it is possible to make the W film have lower resistivity. However, in the case where many impurity elements such as oxygen are contained within the W film, crystallization is inhibited and the

resistance becomes higher. Therefore, in this embodiment, by forming the W film by sputtering using a target having a purity of 99.9999% or 99.99%, and in addition, by taking sufficient consideration to prevent impurities within the gas phase from mixing therein during the W film formation, a resistivity of from 9 to 20 $\mu\Omega\text{cm}$ can be
5 realized.

Note that, in this embodiment, the first conductive film 309a is made of Ta, and the second conductive film 309b is made of W, but the material is not particularly limited thereto, and either film may be formed of an element selected from Ta, W, Ti, Mo, Al, and Cu, or an alloy material or a compound material containing the above
10 element as its main ingredient. Besides, a semiconductor film typified by a polycrystalline silicon film doped with an impurity element such as phosphorus may be used. An example of a combination in which the first conductive film 309a is formed of tantalum nitride (TaN) and the second conductive film 309b is formed of W, a combination in which the first conductive film 309a is formed of tantalum nitride
15 (TaN) and the second conductive film 309b is formed of Al, or a combination in which the first conductive film 309a is formed of tantalum nitride (TaN) and the second conductive film is formed of Cu is preferable.

Next, masks 310 to 315 consisting of resist are formed by carrying out a first etching process for forming electrodes and wirings. In this embodiment, an ICP
20 (Inductively Coupled Plasma) etching method is used, in which CF_4 and Cl_2 are used as the etching gases, an RF (13.56 MHz) power of 500 W is applied to a coil type electrode under a pressure of 1 Pa to generate plasma. An RF (13.56 MHz) power of 100 W is also applied to the side of the substrate (sample stage), and a substantially negative self bias voltage is applied thereto. If CF_4 and Cl_2 are mixed, the W film and
25 the Ta film are both etched to the same degree.

Under the above first etching condition, by making the shapes of the masks consisting of resist suitable, end portions of the first conductive layer and the second conductive layer become the tapered shape by the effect of the bias voltage applied to the substrate side. The angle of the taper portion becomes 15 to 45°. In order to 5 achieve etching free of residue, over-etching in which the etching time is prolonged by about 10 to 20% is appropriate. The selective ratio of the silicon oxynitride film to the W film ranges from 2 to 4 (typically, 3). Therefore, through the over-etching treatment, the exposed surface of the silicon oxynitride film is etched by about 20 to 10 50 nm. In this way, first shape conductive layers 316 to 324 consisting of the first conductive layers and the second conductive layers (the first conductive layers 316a to 321a and the second conductive layers 316b to 321b) are formed by the first etching process. Reference numeral 322 denotes a gate insulating film, and regions which are not covered with the first shape conductive layers 316 to 321 are etched by about 20 to 50 nm so that thinned regions are formed.

15 Then, a first doping process is performed and an impurity element that imparts an n-type is added to the semiconductor layer (Fig. 3C). Doping may be performed by ion doping or ion implanting. The condition of the ion doping method is such that a dosage is 1×10^{13} to 5×10^{14} atoms/cm², and an acceleration voltage is 60 to 100 keV. As the impurity element imparting the n-type, an element belonging 20 to group 15, typically phosphorus (P) or arsenic (As) may be used, but phosphorus is used here. In this case, the conductive layers 316 to 320 become masks to the impurity element imparting the n-type, and first impurity regions 323 to 327 are formed in a self-aligning manner. The impurity element imparting the n-type in the concentration range of 1×10^{20} to 1×10^{21} atoms/cm³ is added to the first impurity regions 323 to 327.

25 Next, as shown in Fig. 4A, a second etching process is performed. The ICP

etching method is similarly used in which CF_4 and Cl_2 are used as the etching gases, and an RF power (13.56 MHz) of 500 W is applied to a coil type electrode under a pressure of 1 Pa to generate plasma. An RF (13.56 MHz) power of 50 W is applied to the side of the substrate (sample stage), and a low self bias voltage as compared with 5 the first etching process is applied thereto. In accordance with the conditions, the W film is anisotropically etched, and the Ta film is anisotropically etched at an etching rate lower than the W film to form second shape conductive layers 333 to 338 (first conductive layers 333a to 338a and second conductive layers 333b to 338b). Reference numeral 332 designates a gate insulating film, and regions which are not covered with 10 the second shape conductive layers 333 to 338 are etched into a film thickness of about 20 to 50 nm, to for thin regions.

An etching reaction to the W film or the Ta film by the mixture gas of CF_4 and Cl_2 can be guessed from a generated radical or ion species and the vapor pressure of a reaction product. When the vapor pressures of fluoride and chloride of W and Ta 15 are compared with each other, WF_6 of fluoride of W is extremely high, and other WCl_5 , TaF_5 , and TaCl_5 have almost equal vapor pressures. Thus, in the mixture gas of CF_4 and Cl_2 , both W and Ta films are etched. However, when a suitable amount of O_2 is added to this mixture gas, CF_4 and O_2 react with each other to form CO and F, and a large number of F radicals or F ions are generated. As a result, an etching rate of the 20 W film having the high vapor pressure of fluoride is increased. On the other hand, with respect to Ta, even if F is increased, an increase of the etching rate is relatively small. Besides, since Ta is easily oxidized as compared with W, the surface of Ta is oxidized a little by an addition of O_2 . Since the oxide of Ta does not react with fluorine or chlorine, the etching rate of the Ta film is further decreased. Accordingly, it becomes 25 possible to make a difference between the etching rates of the W film and the Ta film.

with the result that it becomes possible to make the etching rate of the W film higher than that of the Ta film.

Subsequently, as shown in Fig. 4B, a second doping process is performed. In this case, a dosage is made lower than that of the first doping process, and an 5 impurity element imparting the n-type is doped under the condition of a higher acceleration voltage. For example, an acceleration voltage is set as 70 to 120 keV, and the process is carried out at a dosage of 1×10^{13} atoms/cm², so that new impurity regions are formed on the semiconductor layer inside the first impurity regions formed in Fig. 3C. The doping is performed in such a manner that the second shape 10 conductive layers 333 to 337 are used as the masks to the impurity element, and the impurity element is added also to the semiconductor layer under the second shape conductive layers 333a to 337a. In this way, third impurity regions 341 to 345 overlapping with the second conductive layers 333a to 337a, and second impurity regions 346 to 350 between the first impurity regions and the third impurity regions are 15 formed. The impurity element imparting the n-type, is made to have a concentration of 1×10^{17} to 1×10^{19} atoms/cm³ in the second impurity regions, and a concentration of 1×10^{16} to 1×10^{18} atoms/cm³ in the third impurity regions.

Then, as shown in Fig. 4C, fourth impurity regions 354 to 356 in which an 20 impurity element imparting a conductivity opposite to the one conductivity type, are formed in the semiconductor layer 304 that forms the p-channel TFT. The second conductive layer 334 is used as the mask with respect to the impurity elements, to form the fourth impurity regions in a self aligning manner. At this time, the semiconductive layers 303, 305, 306, and 307 forming the n-channel TFT is entirely covered with 25 resist masks 351 to 353. The impurity regions 354 to 356 are doped with phosphorus in different concentrations, respectively. In this embodiment, the impurity regions 153

to 158 are formed by ion doping using diborane (B_2H_6). Doping is performed so that the concentration of the impurity in any of the regions falls within the range of 2×10^{20} to 2×10^{21} atoms/cm³.

By the steps up to this, the impurity regions are formed in the respective 5 semiconductor layers. The second shape conductive layers 333 to 336 overlapping with the semiconductor layers function as gate electrodes. Besides, the layer 337 functions as an upper layer capacitor wiring, and 338 functions as a source signal line.

Then, as shown in Fig. 5A, a step of activating the impurity elements added 10 in the respective semiconductor layers is performed in order to control the conductivity type. This step is carried out by thermal annealing using a furnace annealing oven. Note that, other than the thermal annealing method, a laser annealing method, or a rapid thermal annealing method (RTA method) can be applied thereto. The thermal annealing may be performed in a nitrogen atmosphere having an oxygen content of 1 15 ppm or less, preferably 0.1 ppm or less and at 400 to 700°C, typically 500 to 600°C. In this embodiment, a heat treatment at 500°C for 4 hours is carried out. However, when the wiring material used for 333 to 338 is weak against heat, it is preferable to conduct activation after forming the interlayer insulating film (with silicon as its main constituent) to protect the wiring and the like.

20 In addition, heat treatment at 300 to 450°C for 1 to 12 hours is performed in an atmosphere containing hydrogen of 3 to 100% to perform a step of hydrogenating the semiconductor layers. This step is a step of terminating dangling bonds in the semiconductor layer by thermally excited hydrogen. As another means for 25 hydrogenation, plasma hydrogenation (using hydrogen excited by plasma) may be carried out.

Next, a second interlayer insulating film 358 made of an organic insulating material is formed on the first interlayer insulating film 357 formed having a film thickness of 100 to 200 nm from silicon oxynitride film. Then, etching is performed for forming a contact hole

5 Then, in a driver circuit 406, source wirings 359 to 361 are formed so as to contact the source regions of the semiconductor layer, and drain wirings 362 and 363 are formed at the same time contacting the drain regions. Further in the pixel portion 407, pixel electrodes 366 and 367, and a connecting wiring 365 are formed (See Fig. 5B). The source signal line 338 and the adjacent pixel TFT 404 are electrically 10 connected by the connecting wiring 365. The pixel electrode 366 is electrically connected to an active layer formed from the semiconductor layer of the pixel TFT 404 and a capacitor wiring formed from the semiconductor layer 307. Note that, the pixel electrode 367 is an adjoining electrode 367.

Although not shown, an upper layer capacitor wiring 337 and a lower layer 15 storage wiring 301c are electrically connected. A capacitor is formed from the lower layer capacitor wiring 301c, the planarization insulating film 302 and the capacitor wiring formed of the semiconductor layer 307. Further, a capacitor is formed from a capacitor wiring formed of the semiconductor layer 307, and a gate insulating film 332 and an upper layer capacitor wiring 337. These two capacitors together may be 20 considered as the storage capacitor 405.

In the manner as described above, the driver circuit 406 including an n-channel TFT 401, a p-channel TFT 402, and a n-channel TFT 403 and the pixel portion 407 including the pixel TFT 404 and a storage capacitor 405 can be formed on the same substrate.

25 The n-channel TFT 401 of the driver circuit 406 includes a channel forming

region 368, the third impurity region 346 (GOLD region) overlapping with the second conductive layer 333 forming the gate electrode, the second impurity region 341 (LDD region) formed outside the gate electrode, and the first impurity region 327 functioning as a source region or a drain region. The p-channel TFT 402 includes a channel forming region 369, a fourth impurity region 356 overlapping with the second conductive layer 334 forming the gate electrode, a fourth impurity region 355 formed outside the gate electrode, and the fourth impurity region 354 functioning as a source region or a drain region. The n-channel TFT 403 includes a channel forming region 370, the third impurity region 348 (GOLD region) overlapping with the second conductive layer 335 forming the gate electrode, a second impurity region 343 (LDD region) formed outside the gate electrode, and the first impurity region 329 functioning as a source region or a drain region.

The pixel TFT 404 of the pixel portion 407 includes a channel forming region 371, the third impurity region 349 (GOLD region) overlapping with the second conductive layer 336 forming the gate electrode, a second impurity region 344 (LDD region) formed outside the gate electrode, and the first impurity region 330 functioning as a source region or a drain region. Besides, in the storage capacitor 405, in the storage capacitor formed of the semiconductor layer 307, impurity elements imparting n-type are added to the region shown by 331 at the same concentration with the first impurity region, to the region shown by 345 at the same concentration with the third impurity region, to the region shown by 350 at the same concentration with the second impurity region.

The light shielding film 301a overlaps with the entire channel forming region 371 of the pixel TFT 404 through the planarization insulating film 302.

25 A top view of the pixel of Embodiment 1 along the line A - A' corresponds

to the line A - A' in Fig. 5B. That is, the source signal line 338, the connecting wiring 365, the gate electrode 336, the light shielding film 301a, the pixel electrode 366m the gate signal line 301b, the lower layer capacitor wiring 301c, the capacitor wiring 307, the upper layer capacitor wiring 337, correspond respectively to 201, 209, 207, 204, 5 208, 202, 203, 210 and 211.

Further, in the pixel structure of the present invention, an end portion of the pixel electrode is formed by arranging it so as to overlap with the source signal line so that the gap between the pixel electrodes is shielded from light.

A manufacturing process of an active matrix liquid crystal display device 10 from the active matrix substrate manufactured as described above will be described hereinbelow. Fig. 6 is used for an explanation thereof.

First, an active matrix substrate is obtained, and an orientation film 467 is formed on the active matrix substrate of Fig. 5B, and is subjected to a rubbing process.

Next, an opposing substrate 469 is prepared. Color filter layers 470 and an 15 overcoat layer 473 are formed on the opposing substrate 369.

The color filter 479 is formed in accordance with the connecting wiring 365.

The color filters of the respective colors are acrylic resin mixed with a pigment, and is formed to a thickness of 1 to 3 μm . A photosensitive material may be used for the color filters, and a predetermined pattern may be formed using a mask. The overcoat 20 layer is formed of an organic resin material of a photo-curing type or a heat curing type, for example, polyamide, acrylic resin or the like.

The spacer may be arranged arbitrarily, for example, on an opposing substrate to match the position of the connecting wiring. Further, the spacer may be arranged to match the position of the TFT of the driver circuit 406. The spacer may 25 be arranged over the entire surface of the driver circuit portion, and to cover the source

wiring and the drain wiring.

After forming an overcoat layer 473, an opposing electrode 476 is formed by patterning and an orientation film 474 is formed, and is thereafter subjected to a rubbing process.

5 Further, an active matrix substrate, on which a pixel portion 407 and a driver circuit 406 are formed, and an opposing substrate are stuck by a sealing agent 468. In the sealing agent 468, filler is mixed, and the two substrates are stuck with each other while keeping a uniform gap by the effect of the filler and the spacer. Thereafter, a liquid crystal material is injected between both substrates, to encapsulate the substrate
10 completely by an encapsulant (not shown). A known liquid crystal material may be used as the liquid crystal material. Thus, the active matrix liquid crystal display device shown in Fig. 6 is completed.

Note that the present embodiment is not limited to the above described manufacturing method and may be implemented in combination with Embodiment
15 1.

[Embodiment 3]

This embodiment gives a description of the structure of a CMP apparatus used in polishing by CMP.

20 Fig. 7A shows a side view of a CMP apparatus according to this embodiment and Fig. 7B shows a perspective view thereof. Reference symbol 701 denotes a platen, which is rotated by a driving shaft (a) 702 in the direction indicated by the arrow or in the opposite direction. The driving shaft (a) 702 is fixed by an arm (a) 703 to a fixed position.

25 A pad 704 is placed on the platen 701. The pad 704 may be a known

polishing cloth or polishing pad. Slurry is supplied to the pad 704 from a slurry supplying nozzle 705. In this embodiment, the slurry is supplied from the slurry supplying nozzle 705 to a slurry supply position 710 that is placed substantially at the center of the pad 704. A known material can be used for the slurry.

5 Reference symbol 706 denotes a carrier having a function of rotating an active matrix substrate 707 on the pad 704 with the substrate fixed to itself. The carrier 706 is rotated by a driving shaft (b) 708 in the direction indicated by the arrow or in the opposite direction. The driving shaft (b) 708 is fixed by an arm (a) 709 to a fixed position.

10 The active matrix substrate 707 is held such that its face on which an insulating film later formed into a planarization film is formed faces the pad 704.

Though not used in this embodiment, a polishing cloth may be used for the pad 704. In this case, deformation of the polishing cloth around the edge of the active matrix substrate can be limited to a small degree by providing a pad pressurizing ring.

15 When a pressure 1.2 to 1.6 times the polishing pressure on the active matrix substrate 707 is applied to the pad pressurizing ring, the surface profile of the polishing cloth is changed to obtain a uniform deformation across the polishing cloth.

Fig. 8 illustrates details of the carrier 706 shown in Figs. 7A and 7B. The carrier 706 has a polish housing 711, a wafer chuck 713 and a retainer ring 712. The 20 wafer chuck 713 holds the active matrix substrate 707, and the retainer ring 712 prevents the active matrix substrate 707 from falling off of the carrier during polishing. The polish housing 711 holds the wafer chuck 713 and the retainer ring 712 and has a function of applying polishing pressure.

The carrier 707 is required to have both the pressurizing function and 25 rotating function. Therefore it is common that the carrier has a rotation axis in its

center to apply a load along the axis. In this common method where the load is applied along the central axis, distribution of the load within the active matrix substrate plane is inevitably the highest under the central axis and decreases toward the perimeter of the plane. Accordingly a known auxiliary load mechanism may be incorporated into 5 the polish housing so that the active matrix substrate is polished uniformly throughout the substrate plane.

This embodiment can be carried out in combination with Embodiment 1 or 2.

10 [Embodiment 4]

A description is given with reference to Figs. 9A to 12B of another example, a different one from the example shown in Embodiment 2, of manufacturing a liquid crystal display that is one of the semiconductor devices according to the present invention. This embodiment gives, step by step, a detailed description of 15 simultaneously manufacturing a pixel TFT and a capacitor storage of a pixel portion and TFTs for a source signal line driver circuit and a gate signal line driver circuit which are provided in the periphery of the pixel portion.

In Fig. 9A, a glass substrate, a quartz substrate or the like is used as a substrate 501. The glass substrate may contain barium borosilicate glass represented 20 by the Corning 7059 glass and the Corning 1737 glass that are products of Corning Incorporated, or alumino borosilicate glass. When the glass substrate is used, the substrate may be subjected to heat treatment in advance at a temperature 10 to 20°C lower than the glass distortion point. Then a shielding film 502 is formed on the substrate 501 at positions where TFTs are to be formed.

25 The shielding film 502 is formed by depositing W to a thickness of 0.1 μm

to 0.5 μm (0.3 μm , in this embodiment), which is then etched by ICP (Inductively Coupled Plasma) etching. In the etching, an etching gas obtained by mixing CF_4 and Cl_2 is used and an RF (13.56 MHz) power of 500 W is given to a coil-formed electrode at a pressure of 1 Pa to generate plasma. The substrate side (sample stage) also receives 5 an RF (13.56 MHz) power of 100 W so that a substantially negative self-bias voltage is applied.

W is used in this embodiment to form the shielding film 502. However, the present invention is not limited thereto. Materials that can be used other than W include metals such as WSix, Cu and Al, and silicon, silicon oxide and silicon 10 oxynitride that are mixed with a black pigment. Other than the materials mentioned above, any material can be used as long as it is capable of shielding against light and enduring the temperature during heat treatment in a later step along the process.

Next, an insulating film is formed from silicon oxide on the substrate 501 so as to cover the shielding film 502. The insulating film may be a silicon nitride film 15 or a silicon oxynitride film instead of the silicon oxide film. For example, it may be a laminate of a silicon oxynitride film formed by plasma CVD from SiH_4 , NH_3 and N_2O to a thickness of 250 to 800 nm (preferably 300 to 500 nm) and a silicon oxynitride hydrogenated film similarly formed from SiH_4 and N_2O to a thickness of 20 250 to 800 nm (preferably 300 to 500 nm). The insulating film here uses silicon oxide and is formed into a single layer having a thickness of 0.5 to 1.5 μm . The material of the insulating film is not limited to silicon oxide.

The insulating film is then polished by CMP to form a planarization insulating film 503. A known CMP technique can be used here. Slurry generally used in polishing an oxide film is a solid-liquid dispersion system slurry obtained by 25 dispersing a 100 to 1000 nm ϕ abrasive in a solution containing a reagent such as a pH

adjuster. This embodiment uses a silica slurry (pH = 10 to 11) in which 20 wt% of fumed silica particles obtained by pyrolyzing silicon chloride gas are dispersed in a solution added with potassium hydroxide.

After forming the polarization insulating film 503, an amorphous semiconductor layer having an amorphous structure is formed by plasma CVD or sputtering to have a thickness of 25 to 80 nm (preferably 30 to 60 nm). Examples of a semiconductor film having an amorphous structure include an amorphous semiconductor layer, a microcrystalline semiconductor film and a compound semiconductor film having an amorphous structure such as an amorphous silicon germanium film. Contamination of the surface of the planarization insulating film 503 can thus be prevented, and fluctuation in characteristic between TFTs to be manufactured and a shift in threshold voltage can be reduced.

Crystallization is then performed to form from the amorphous semiconductor layer a crystalline semiconductor layer 504. Laser annealing, thermal annealing (solid phase growth) or rapid thermal annealing (RTA) can be employed as the method of crystallization. When a glass substrate such as the ones mentioned above is used, or a plastic substrate having an inferior heat resistance is used, laser annealing is particularly preferable. In RTA, the light source may be an infrared lamp, a halogen lamp, a metal halide lamp, a xenon lamp or the like. Alternatively, the crystalline semiconductor layer 504 can be formed by a crystallization method that uses a catalytic element in accordance with the technique disclosed in Japanese Patent Application Laid-open No. Hei 7-130652. In the crystallization step, it is preferable to release hydrogen contained in the amorphous semiconductor layer in advance. The amorphous semiconductor layer is subjected to heat treatment at 400 to 500 °C for about an hour to reduce the hydrogen content in the layer to 5 atom% or less before

crystallization, to thereby prevent unevenness of film surface.

The hydrogen content of the amorphous silicon film can be reduced to 5 atomic% or less also if the amorphous silicon film is formed by plasma CVD while using SiH₄ and argon (Ar) as a reaction gas and setting the substrate temperature during 5 the film formation to 400 to 450°C. In this case, the heat treatment for releasing hydrogen is unnecessary.

When laser annealing is employed for the crystallization, the light source is a pulse oscillation or continuous wave excimer laser or argon laser. In the case of using a pulse oscillation excimer laser, laser light is processed into a linear shape to 10 conduct laser annealing. Conditions of the laser annealing can be suitably set by an operator. For example, the laser pulse oscillation frequency is set to 300 Hz, and the laser energy density is set to 100 to 500 mJ/cm² (typically, 300 to 400 mJ/cm²). Then the entire surface of the substrate is irradiated with the linear beams with the overlap ratio of the linear beams being 50 to 98%. In this way, the crystalline semiconductor 15 layer 504 can be obtained as shown Fig. 9A.

A resist pattern is formed on the crystalline semiconductor layer 504 using a first photo mask (PM1) and a photolithography technique, so that the crystalline semiconductor layer can be divided into island-like layers by dry etching. Semiconductor layers 505 to 508 are thus formed as shown in Fig. 9B. A mixture gas 20 of CF₄ and O₂ is used in dry etching of the crystalline silicon film.

These semiconductor layers may be doped with an impurity element imparting the p type conductivity in order to control the threshold voltage (V_{th}) of the TFT. The entire surface of each semiconductor layer is doped with this impurity element to have a concentration of 25 about 1 x 10¹⁶ to 5 x 10¹⁷ atoms/cm³. Known examples of the impurity element

imparting the p type conductivity to a semiconductor include elements of Group 13 in the periodic table, such as boron (B), aluminum (Al) and gallium (Ga). Ion implantation or ion doping (or ion shower doping) can be used as the method of doping. If a large-area substrate is to be treated, ion doping is suitable. In ion doping, 5 dibolane (B₂H₆) is used as a source gas and boron (B) is the dopant. Doping of an impurity element as such is not always necessary and may be omitted, but it is a preferred method especially to contain the threshold voltage of an n-channel TFT within a given range.

A gate insulating film 509 is formed by plasma CVD or sputtering from an 10 insulating film containing silicon to a thickness of 40 to 150 nm. In this embodiment, silicon oxynitride film with a thickness of 120 nm is used. A silicon oxynitride film formed by adding O₂ to SiH₄ and N₂ is a material preferable as the gate insulating film 509 because the fixed electric charge density in the film is low. A silicon oxynitride film formed of SiH₄, NO₂ and H₂ is also preferable, for the gate insulating film formed 15 from this film is low in interface defect density. The gate insulating film is not limited to such silicon oxynitride films, of course, but a single layer or a laminate layer of other silicon-containing films can be used as the gate insulating film. For example, a silicon oxide film may be used. The silicon oxide film is formed by plasma CVD while mixing TEOS (tetraethyl orthosilicate) with O₂, and discharging at a reaction pressure 20 of 40 Pa, a substrate temperature of 300 to 400 °C, and a high frequency (13.56 MHz) power density of 0.5 to 0.8 W/cm². The silicon oxide film thus formed displays excellent characteristics as the gate insulating film through a subsequent thermal annealing at 400 to 500 °C. (Fig. 9B)

As shown in Fig. 9C, a heat resistant conductive layer 511 for forming a 25 gate electrode is formed to a thickness of 200 to 400 nm (preferably 250 to 300 nm) on

the gate insulating film 509 having a first shape. The heat resistant conductive layer 511 may be a single layer, or a laminate having a plurality of layers with the number of layers varying from two or three to more if necessary. The heat resistant conductive layer contains an element selected from the group consisting of Ta, Ti and W, or an alloy mainly containing an element selected from the above group, or an alloy film containing a combination of the elements constituting the above group. The heat resistant conductive layer is formed by sputtering or CVD. In order to lower its resistivity, the concentration of impurities contained in the layer is preferably reduced. In particular, preferable oxygen concentration thereof is 30 ppm or lower. In this embodiment, a W film having a thickness of 300 nm is formed. The W film may be formed by sputtering with W as the target, or by thermal CVD using tungsten hexafluoride (WF₆). In either case, the film has to be lowered in resistivity in order to use it as the gate electrode, and the resistivity of the W film is desirably 20 $\mu\Omega$ cm or lower. The resistivity of the W film can be lowered when the grain size in the film is increased. However, if there are many impurity elements such as oxygen in the W film, crystallization is hindered and the resistivity is increased. For that reason, the W film is formed by sputtering while using a W target of 99.9999% purity and taking a great care to avoid mixing-in of impurities from the air during the film formation. As a result, the W film can have a reduced resistivity of 9 to 20 $\mu\Omega$ cm.

Similarly, sputtering can be employed when a Ta film is used for the heat resistant conductive film 511. In the case of the Ta film, Ar is used as a sputtering gas. If a proper amount of Xe or Kr is added to the sputtering gas, the internal stress of the film to be formed is alleviated and the film can be prevented from peeling off. The resistivity of an α phase Ta film is about 20 $\mu\Omega$ cm and the film is suitable for use as the gate electrode. On the other hand, the resistivity of a β phase Ta film is about 180

$\mu\Omega\text{cm}$ and the film is not suitable for use as the gate electrode. A TaN film has a crystal structure close to that of an α phase Ta film, and if the TaN film is used as the base of a Ta film, an α phase Ta film can readily be obtained. Though not shown, it is effective to form, under the heat resistant conductive layer 511, a silicon film doped 5 with phosphorus (P) to a thickness of about 2 to 20 nm. The silicon film makes it possible to improve adhesion of the conductive film formed thereon and prevent oxidization, as well as to avoid diffusion of a minute amount of alkali metal element contained in the heat resistant conductive layer 511 into the gate insulating film 509 having the first shape. In any case, the heat resistant conductive layer 511 preferably 10 has a resistivity of 10 to 50 $\mu\Omega\text{cm}$.

Next, resist masks 512 to 517 are formed using a second photo mask (PM2) and a photolithography technique. A first etching treatment is then conducted. In this embodiment, an ICP etching apparatus is employed, Cl_2 and CF_4 are mixed as an etching gas, and 3.2 W/cm^2 RF (13.56 MHz) power is given at a pressure of 1Pa to 15 generate plasma. The substrate side (sample stage) also receives 224 mW/cm^2 RF (13.56 MHz) power so that a substantially negative self-bias voltage is applied. The rate of etching the W film under these conditions is about 100 nm/min. The first etching treatment is given a time 20% longer than an estimated time for the W film to be etched which is calculated from this etching rate.

20 Through the first etching treatment, conductive layers 518 to 523 having a first tapered shape are formed. The conductive layers 518 to 523 are formed such that the tapered portions have an angle of 15 to 30°. In order to achieve etching free of residue, over-etching in which the etching time is prolonged by about 10 to 20% is appropriate. The selective ratio of the silicon oxynitride film (the gate insulating film 25 509 having the first shape) to the W film ranges from 2 to 4 (typically, 3). Therefore,

through the over-etching treatment, the exposed surface of the silicon oxynitride film is etched by about 20 to 50 nm, and a gate insulating film 580 having a second shape is formed which is tapered in the vicinity of the edges of the conductive layers 518 to 523 having the first tapered shape.

5 A first doping treatment is conducted to dope the semiconductor layers with an impurity element with one conductivity type. Here, an impurity element imparting the n type conductivity is used for the doping step. While the masks 512 to 517 that have been used to form the conductive layers having the first shape are remained as they are, the conductive layers 518 to 523 having the first tapered shape are used as 10 masks and the doping of the impurity element imparting the n type conductivity is conducted by ion doping in a self-aligning manner. The impurity element imparting the n type conductivity has to reach through the tapered portions of the gate electrodes around their edges and through the gate insulating film 580 having the second shape to the underlying semiconductor layers. Therefore the dose of the impurity element is 15 set to 1×10^{13} to 5×10^{14} atoms/cm², and the acceleration voltage is set to 80 to 160 keV for the doping. The impurity element imparting the n type conductivity is an element belonging to Group 15 in the periodic table, typically, phosphorus (P) or arsenic (As). Phosphorus (P) is used here. Through the ion doping as above, first 20 impurity regions 524 to 527 are doped with the impurity element imparting the n type conductivity in a concentration of 1×10^{20} to 1×10^{21} atomic/cm³, whereas second impurity regions (A) 529 to 532 formed below the tapered portions are doped with the impurity element imparting the n type conductivity in a concentration of 1×10^{17} to 1×10^{20} atomic/cm³, though the concentration is not uniform in the regions 592 to 532. (Fig. 10A)

25 In this step, the change in concentration of the impurity element imparting

the n type conductivity in the second impurity regions (A) 529 to 532, at least in portions thereof which overlap the conductive layers 518 to 523 having the first shape, reflects the change in thickness of the tapered portions. In other words, the concentration of phosphorus (P) used to dope the second impurity regions (A) 529 to 532 is decreased toward the centers from the edges of the conductive layers 518 to 523 having the first shape in the regions where the second impurity regions (A) overlap the conductive layers. This is because the amount of phosphorus (P) reaching the semiconductor layers varies in accordance with the graduated thicknesses of the tapered portions.

10 Next, a second etching treatment is conducted as shown in Fig. 10B. Similar to the first etching treatment, an ICP etching apparatus is employed, CF_4 and Cl_2 are mixed as an etching gas, the RF power is set to 3.2 W/cm^2 (13.56 MHz), the bias power is set to 45 mW/cm^2 (13.56 MHz), and the pressure is set to 1Pa for the second etching treatment. The etching under these conditions forms conductive layers 15 540 to 545 having a second shape. The conductive layers are tapered around their edges so that the thickness of the conductive layers is gradually increased toward their centers from the edges. Compared with the first etching treatment, the bias power applied to the substrate side in the second etching treatment is lower and the ratio of isotropic etching is increased that much. As a result, the angle of the tapered portions 20 is 30 to 60°. The masks 512 to 517 are etched and the edges thereof are scraped off to form masks 534 to 539. The gate insulating film 580 having the second shape is etched by about 40 nm from the surface to form a new gate insulating film 570 having a third shape.

25 Then doping of the impurity element imparting the n type conductivity is conducted with a reduced dose and at a higher acceleration voltage than in the first

doping treatment. For instance, the acceleration voltage is set to 70 to 120 keV and the dose is set to 1×10^{13} atoms/cm², so that the concentration of the impurity in the regions that overlap the conductive layers 540 to 545 having the second shape reaches 1×10^{16} to 1×10^{18} atoms/cm³. Second impurity regions (B) 546 to 550 are thus

5 formed.

Impurity regions 556 and 557 having a conductivity type opposite to the one conductivity type are formed in the semiconductor layers 505 and 507 for forming p-channel TFTs, respectively. Also in this case, the conductive layers 540 and 542 having the second shape are used as masks and the semiconductor layers are doped

10 with an impurity element imparting the p type conductivity to form the impurity regions in a self-aligning manner. At this point, the semiconductor layers 506 and 508 for forming n-channel TFTs are completely covered with resist masks 551 to 553 that are formed by using a third photo mask (PM3). The impurity regions 556 and 557 are formed by ion doping using dibolane (B₂H₆). The concentration of the impurity

15 element for imparting the p type conductivity in the impurity regions 556 and 557 is set to 2×10^{20} to 2×10^{21} atoms/cm³.

Close look at the impurity regions 556 and 557 reveals that each of them can be divided into three regions that contain the impurity element imparting the n type conductivity. Third impurity regions 556a and 557a contain the impurity element

20 imparting the n type conductivity in a concentration of 1×10^{20} to 1×10^{21} atoms/cm³. Fourth impurity regions (A) 556b and 557b contain the impurity element imparting the n type conductivity in a concentration of 1×10^{17} to 1×10^{20} atoms/cm³. Fourth impurity regions (B) 556c and 557c contain the impurity element imparting the n type conductivity in a concentration of 1×10^{16} to 5×10^{18} atoms/cm³. However, the third

25 impurity regions 556a and 557a have no problem in functioning as a source region and

a drain region of the p-channel TFTs if the concentration of the impurity element for imparting the p type conductivity is 1.5 to 3 times the concentration of the impurity element for imparting the n type conductivity in the third impurity regions, and if the concentration of the impurity element for imparting the p type conductivity is 1×10^{19} atoms/cm³ or more in the impurity regions 556b, 556c, 557b and 557c. The fourth impurity regions (B) 556c and 557c are formed so as to partially overlap the conductive layers 540 and 542 having the second tapered shape, respectively.

Thereafter, as shown in Fig. 11A, a first interlayer insulating film 558 is formed on the conductive layers 540 to 545 having the second shape and the gate insulating film 570. The first interlayer insulating film 558 is a silicon oxide film, a silicon oxynitride film, a silicon nitride film, or a laminate film obtained by combining these films. In any case, the first interlayer insulating film 558 is formed from an inorganic insulating material. The thickness of the first interlayer insulating film 558 is set to 100 to 200 nm. When a silicon oxide film is used as the first interlayer insulating film 558, the film is formed by plasma CVD while mixing TEOS with O₂ and discharging at a reaction pressure of 40 Pa, a substrate temperature of 300 to 400°C, and a high frequency (13.56 MHz) power density of 0.5 to 0.8 W/cm². When the first interlayer insulating film 558 is a silicon oxynitride film, a silicon oxynitride film formed by plasma CVD from SiH₄, N₂O and NH₃ or a silicon oxynitride film formed by plasma CVD from SiH₄ and N₂O can be used. According to the conditions for forming the film in this case, the reaction pressure is set to 20 to 200 Pa, the substrate temperature is set to 300 to 400°C, and the high frequency (60 MHz) power density is set to 0.1 to 1.0 W/cm². A silicon oxynitride hydrogenated film formed of SiH₄, N₂O and H₂ may also be used as the first interlayer insulating film 558. Similarly, a silicon nitride film can be formed by plasma CVD from SiH₄ and NH₃.

The next step is to activate the impurity element imparting the n type conductivity and the impurity element imparting the p type conductivity which are contained in the respective concentrations. This step employs thermal annealing using an annealing furnace. Other usable methods include laser annealing and rapid thermal annealing (RTA). The thermal annealing is conducted in nitrogen atmosphere with the oxygen concentration being 1 ppm or less, preferably, 0.1 ppm or less, at a temperature of 400 to 700°C, typically, 500 to 600°C. In this embodiment, the heat treatment is given at 550°C for four hours. If the substrate 501 is a plastic substrate having a low heat resistance, laser annealing is preferred.

Subsequent to the activation step, the atmosphere gas is changed to one containing 3 to 100% hydrogen and another heat treatment is conducted at 300 to 450°C for one to twelve hours to hydrogenate the semiconductor layers. This step is to terminate 10^{16} to 10^{18} dangling bonds per centimeter cube of the semiconductor layers by thermally excited hydrogen. Other hydrogenation measures include plasma hydrogenation (that utilizes hydrogen excited by plasma). In either case, the defect density in the semiconductor layers 505 to 508 is desirably reduced to 10^{16} per centimeter cube or less and hence hydrogen on the order of 0.01 to 0.1 atomic% is given to the layers.

A second interlayer insulating film 559 is then formed from an organic insulating material so as to have a mean thickness of 1.0 to 2.0 μm . Organic resin materials such as polyimide, acrylic resin, polyamide, polyimideamide and BCB (benzocyclobutene) can be used. If polyimide of the type that is thermally polymerized after being applied to the substrate is used, for example, the film is formed by baking it in a clean oven at 300°C. When an acrylic resin is used, a two-pack type acrylic resin is chosen. Its main material and the curing agent are mixed and the mixture is

applied to the entire surface of the substrate by using a spinner. The substrate is then preheated by a hot plate at 80°C for 60 seconds before baked in a clean oven at 250°C for 60 minutes to form the second interlayer insulating film.

With the second interlayer insulating film 559 thus formed from an organic insulating material, the surface can be leveled satisfactorily. Organic resin materials are generally low in dielectric constant, and hence the parasitic capacitance can be reduced. However, the organic resin materials are hygroscopic and inappropriate as a protective film. Therefore, the second interlayer insulating film formed of an organic resin material should be used in combination with a silicon oxide film, a silicon oxynitride film or a silicon nitride film of the first interlayer insulating film 558 as in this embodiment.

Thereafter, a resist mask having a given pattern is formed using a fourth photo mask (PM4) to form contact holes reaching the impurity regions that serve as source regions or drain regions in the respective semiconductor layers. The contact holes are formed by dry etching. In this case, a mixture of CF₄, O₂ and He is used as an etching gas to etch the second interlayer insulating film 559 formed of an organic resin material first. Subsequently, CF₄ and O₂ are mixed and used as an etching gas to etch the first interlayer insulating film 558. Further etching is performed on the gate insulating film 570 having the third shape after changing the etching gas into CHF₃, in order to enhance the selectivity ratio with respect to the semiconductor layers. Thus the contact holes are formed.

Then a conductive metal film is formed by sputtering or vacuum evaporation, and a resist mask pattern is formed using a fifth photo mask (PM5) to form source wirings 560 to 564 and drain wirings 565 to 568 by etching. A pixel electrode 569 is formed as the drain wirings are formed. A pixel electrode 571 is a pixel

electrode belonging to the adjacent pixel. Though not shown, the wirings in this embodiment are formed as follows. A Ti film with a thickness of 50 to 150 nm is formed, contact portions are formed to obtain contact with the impurity regions for forming the source regions and drain regions in the semiconductor layers, an aluminum

5 (Al) film with a thickness of 300 to 400 nm is formed on top of the Ti film, and a transparent conductive film is further formed thereon to have a thickness of 80 to 120 nm. Materials suitable for the transparent conductive film include an alloy of indium oxide and zinc oxide (In_2O_3 -ZnO) and zinc oxide (ZnO). Zinc oxide added with gallium (Ga) (ZnO:Ga) or the like in order to increase the transmittance of visible light

10 and conductivity is also a suitable material.

In this way, the TFTs for the driver circuits (the source signal line driver circuit and the gate signal line driver circuit) and the pixel TFT for the pixel portion can be formed on the same substrate with the use of five photo masks. In the driver circuits, a first p-channel TFT 600, a first n-channel TFT 601, a second p-channel TFT 15 602 and a second n-channel TFT 603 are formed whereas a pixel TFT 604 and a capacitor storage 605 are formed in the pixel portion.

In the first p-channel TFT 600, the conductive layer having the second tapered shape functions as a gate electrode 620, and the semiconductor layer 505 includes: a channel formation region 606; a third impurity region 607a functioning as 20 a source region or a drain region; a fourth impurity region (A) 607b for forming an LDD region that does not overlap the gate electrode 620; and a fourth impurity region (B) 607c for forming an LDD region that partially overlaps the gate electrode 620.

In the first n-channel TFT 601, the conductive layer having the second tapered shape functions as a gate electrode 621, and the semiconductor layer 506 25 includes: a channel formation region 608; a first impurity region 609a functioning as

a source region or a drain region; a second impurity region (A) 609b for forming an LDD region that does not overlap the gate electrode 621; and a second impurity region (B) 609c for forming an LDD region that partially overlaps the gate electrode 621. With respect to the channel length that is 2 to 7 μm , the length of the portion of the 5 second impurity region (B) 609c where it overlaps the gate electrode 621 is 0.1 to 0.3 μm . The length of this Lov is controlled by controlling the thickness of the gate electrode 621 and the angle of the tapered portion. When such an LDD region is formed in an n-channel TFT, high electric field generated in the vicinity of the drain region can be eased, and hot carrier as well as TFT degradation can be prevented from 10 taking place.

In the second p-channel TFT 602 of the driver circuits, the conductive layer having the second tapered shape functions as a gate electrode 622, and the semiconductor layer 507 includes: a channel formation region 610; a third impurity region 611a functioning as a source region or a drain region; a fourth impurity region 15 (A) 611b for forming an LDD region that does not overlap the gate electrode 622; and a fourth impurity region (B) 611c for forming an LDD region that partially overlaps the gate electrode 622.

The driver circuits includes logic circuits such as a shift register and a buffer, and a sampling circuit comprised of an analog switch. In Fig. 11B, the TFTs 20 constituting these circuits have a single gate structure in which one gate electrode is provided between a source and a drain forming a pair. However, the TFTs may take a multi-gate structure in which a plurality of electrodes are provided between a source and a drain forming a pair.

In the pixel TFT 604, the conductive layer having the second tapered shape 25 functions as a gate electrode 624, and the semiconductor layer 508 includes: channel

formation regions 614a and 614b; first impurity regions 615a and 617 functioning as a source region or a drain region; a second impurity region (A) 615b for forming an LDD region that does not overlap the gate electrode 624; and a second impurity region (B) 615c for forming an LDD region that partially overlaps the gate electrode 624. The 5 length of the portion of the second impurity region (B) 615c where it overlaps the gate electrode 624 is 0.1 to 0.3 μm . The capacitor storage 605 comprises: the first impurity region 617; a second impurity region (A) 619b; a second impurity region (B) 619c; a semiconductor layer having a region 618 that is not doped with an impurity element determining the conductivity type of the region; an insulating layer of the same layer 10 as the gate insulating film having the third shape; and an upper layer capacitance wiring 625 formed of the conductive layer having the second tapered shape.

The conductive layer 537 having the second tapered shape functions as a source signal line and is connected to the source region 615c of the pixel TFT 604 through the source wiring 564.

15 The channel formation regions 614a and 614b of the pixel TFT 604 are completely covered with the shielding film 502.

The gate electrode 624 of the pixel TFT 604 intersects through the gate insulating film 570 the underlying semiconductor layer 508, and further extends across the plural semiconductor layers to serve as the gate signal line. The capacitor storage 20 605 comprises a region where the semiconductor layer extended from the drain region 617 of the pixel TFT 604 overlaps the upper layer capacitance wiring 625 through the gate insulating film 570. In this structure, the semiconductor layer 618 as a capacitance wiring is not doped with an impurity element for controlling electrons.

The structure described above makes it possible to separately optimize the 25 structure of the TFTs that constitute the pixel TFTs and the driver circuits in

accordance with the specifications the respective components demand, thereby improving the operation performance and the reliability of the semiconductor device.

Furthermore, activation of the LDD regions, the source regions and the drain regions is facilitated by forming the gate electrodes from a heat resistant conductive material.

- 5 Moreover, the LDD regions overlapping the gate electrodes through the gate insulating films are doped with impurity elements for controlling the conductivity type in graduated concentrations, whereby the effect of alleviating electric field, especially in the vicinity of the drain region, can be improved.

Regarding the gate electrode structure of the TFTs, an operator may choose

- 10 a suitable one out of the single gate structure and the multi-gate structure in which a plurality of gate electrodes are provided between a source and a drain forming a pair, in accordance with the characteristic of the circuit.

Next, as shown in Fig. 12A, pillar-like spacers are formed on the active matrix substrate in the state of Fig. 11B. Although the spacers may be provided by

- 15 spraying particles with a diameter of several μm , the method employed here is to form a resin film over the entire substrate and then pattern the film. The material of the spacers is not limited. For example, the NN 700, a product of JSR, is applied by a spinner and then exposure and development are conducted to form it into a given pattern. Then it is heated at 150 to 200 $^{\circ}\text{C}$ to cure by using a clean oven or the like.

- 20 The spacers thus formed can have varying shapes depending on the conditions for exposure and development. A preferred shape for the spacers is a flat-top pillar, because this shape ensures the mechanical strength as a liquid crystal panel when the active matrix substrate is bonded with the opposite substrate. The spacers may also have a conical shape or a pyramidal shape. For example, specific dimensions for the 25 spacers when they are conical are as follows. The height is set to 1.2 to 1.5 μm , the

mean radius is set to 5 to 7 μm , and the ratio between the mean radius and the bottom radius is set to 1 to 1.5. At this point, the taper angle of the sides of the spacers is within $\pm 15^\circ$.

The arrangement of the spacers may be determined arbitrarily. However, 5 a preferred arrangement is as shown in Fig. 12A. In the pixel portion, a pillar-like spacer 656 is formed so as to overlap and cover a contact portion 631 of the pixel electrode 569. The evenness is impaired at the contact portion 631 to disturb the orientation of the liquid crystal at the point, but the discrimination or the like can be prevented when the pillar-like spacer 656 is formed by filling a spacer resin into the 10 contact portion 631 as above. The TFTs for the driver circuits also have the spacers and spacers 655a to 655d are formed on the TFTs. These spacers may be formed all over the driver circuits, or may be formed so as to cover source wirings and drain 15 wirings as shown in Fig. 12A.

An oriented film 657 is then formed. Polyimide resin is usually used for the 15 oriented film of a liquid crystal display element. After forming the oriented film, it is subjected to rubbing treatment so that liquid crystal molecules are oriented with a certain pre-tilt angle. A region that is not rubbed stretches for 2 μm or less toward the rubbing direction from the edge of the pillar-like spacer 656 provided in the pixel portion. The spacers 655a to 655d formed on the TFTs for the driver circuits can 20 protect the TFTs from static electricity, which often raises a problem during rubbing treatment. Though not shown, the spacer 656 and the spacers 655a to 655d may be formed after the oriented film 657 is formed.

An opposite substrate 651 on the opposite side has a transparent conductive 25 film 653 and an oriented film 654 formed thereon. Using a sealing agent 658, the opposite substrate is bonded to the active matrix substrate on which the pixel portion

and the driver circuits are formed. The sealing agent 658 is mixed with a filler (not shown), which, together with the spacer 656 and the spacers 655a to 655d, keeps a uniform distance between the two substrates when they are bonded to each other. Thereafter, a liquid crystal material 659 is injected between the two substrates. A 5 known liquid crystal material can be used. Examples of usable liquid crystal materials include TN liquid crystals and thresholdless antiferroelectric mixed liquid crystals, which have an electro-optical response characteristic where the transmittance is continuously changed in response to the electric field. Among the thresholdless antiferroelectric mixed liquid crystals, there is one that displays an electro-optical 10 response characteristic forming a letter V when it is graphed. In this way, an active matrix liquid crystal display shown in Fig. 12B is completed.

The present invention is not limited to the manufacturing method described in this embodiment. It is also possible to manufacture the active matrix liquid crystal display of the present invention by using a known method.

15 This embodiment can be combined freely with Embodiment 3.

[Embodiment 5]

This embodiment gives a description with reference to Figs. 16A to 18B on an example of the method of manufacturing the liquid crystal display according to the 20 present invention.

Referring to Fig. 16A, a substrate 800 is prepared first. The substrate 800 in this embodiment is made of glass such as barium borosilicate glass represented by the Corning 7059 glass or the Corning 1737 glass that are products of Corning Incorporated, or alumino borosilicate glass. The material of the substrate 800 is not 25 limited as long as it is a light transmissive substrate, and a quartz substrate may be

used. Alternatively, a plastic substrate may be used if it has a heat resistance that can endure the treatment temperature in this embodiment.

A shielding film 801 is formed on a surface of the substrate 800 where TFTs are to be formed. The shielding film 801 is formed by depositing W to a thickness of 5 0.1 μ m to 0.5 μ m (0.2 μ m, in this embodiment), which is then etched by ICP (Inductively Coupled Plasma) etching. In the etching, an etching gas obtained by mixing CF_4 and Cl_2 is used and an RF (13.56 MHz) power of 500 W is given to a coil-formed electrode at a pressure of 1Pa to generate plasma. The substrate side (sample stage) also receives an RF (13.56 MHz) power of 100 W so that a substantially 10 negative self-bias voltage is applied.

W is used in this embodiment to form the shielding film 801. However, the present invention is not limited thereto. Materials that can be used other than W include metals such as WSix, Cu and Al, and silicon, silicon oxide and silicon oxynitride that are mixed with a black pigment. Other than the materials mentioned 15 above, any material can be used as long as it is capable of shielding against light and enduring the treatment temperature in a later step along the process.

Next, an insulating film is formed from silicon oxide on the substrate 800 so as to cover the shielding film 801. The insulating film may be a silicon nitride film or a silicon oxynitride film instead of the silicon oxide film. For example, it may be 20 a laminate of a silicon oxynitride film formed by plasma CVD from SiH_4 , NH_3 and N_2O to a thickness of 250 to 800 nm (preferably 300 to 500 nm) and a silicon oxynitride hydrogenated film similarly formed from SiH_4 and N_2O to a thickness of 250 to 800 nm (preferably 300 to 500 nm). The insulating film here uses silicon oxide and is formed into a single layer having a thickness of 0.5 to 1.5 μ m. The material of the insulating 25 film is not limited to silicon oxide.

The insulating film is then polished by CMP to form a planarization insulating film 802. A known CMP technique can be used here. Slurry generally used in polishing an oxide film is a solid-liquid dispersion system slurry obtained by dispersing a 100 to 1000 nm[†] abrasive in a solution containing a reagent such as a pH 5 adjuster. This embodiment uses a silica slurry (pH = 10 to 11) in which 20 wt% of fumed silica particles obtained by pyrolyzing silicon chloride gas are dispersed in a solution added with potassium hydroxide.

After forming the polarization insulating film 802, semiconductor layers 803 to 806 are formed on the planarization insulating film 802. The semiconductor layers 10 803 to 806 are obtained by forming a semiconductor film having an amorphous structure through a known method (sputtering, LPCVD or plasma CVD), crystallizing the amorphous semiconductor film through a known crystallization processing (laser crystallization, thermal crystallization, or thermal crystallization that uses a catalyst such as nickel), and patterning the obtained crystalline semiconductor film into a 15 desired shape. The semiconductor layers 803 to 806 each has a thickness of 25 to 80 nm (preferably 30 to 60 nm). No limitation is put on the material of the crystalline semiconductor film but silicon, a silicon germanium alloy (Si_xGe_{1-x} ($X = 0.0001$ to 0.02)), or the like is preferable. In this embodiment, an amorphous silicon film is formed by plasma CVD to a thickness of 55 nm and a solution containing nickel is then 20 retained on the amorphous silicon film. Dehydrogenation (at 500°C for an hour) is performed on the amorphous silicon film before thermal crystallization (at 550°C for four hours) is conducted. Then the film is subjected to laser annealing for improving the crystallinity to obtain the crystalline silicon film. The crystalline silicon film is patterned by using photolithography to form the semiconductor layers 803 to 806.

25 The semiconductor layers 803 to 806 then may be doped with a minute

amount of impurity element (boron or phosphorus) for controlling the threshold of the TFTs.

When laser crystallization is chosen to form the crystalline semiconductor film, a pulse oscillation or continuous wave excimer laser, YAG laser or YVO_4 laser 5 can be used. In using such laser, laser light emitted from a laser oscillator is preferably collected by an optical system into a linear beam before irradiating the semiconductor film. Conditions for the crystallization may suitably be chosen by an operator. However, appropriate conditions in the case of using an excimer laser include setting the pulse oscillation frequency to 300 Hz and setting the laser energy density to 100 10 to 400 mJ/cm^2 (typically 350 to 500 mJ/cm^2). If the laser is an YAG laser, its second harmonic is used to set the pulse oscillation frequency to 30 to 300 kHz and the laser energy density is appropriately set to 300 to 600 mJ/cm^2 (typically 200 to 300 mJ/cm^2). The laser light is then collected into a linear beam with a width of 100 to 1000 μm , for example, 400 μm , and the substrate is irradiated with the linear beam until the laser 15 scanning covers the entire surface of the substrate. The overlap ratio of the linear laser light beams in this case is 50 to 98%.

A gate insulating film 807 is formed next to cover the semiconductor layers 803 to 806. The gate insulating film 807 is formed by plasma CVD or sputtering from an insulating film containing silicon to a thickness of 40 to 150 nm. In this 20 embodiment, silicon oxynitride film (composition ratio: Si = 32%, O = 59%, N = 7%, H = 2%) with a thickness of 110 nm is formed by plasma CVD. The gate insulating film is not limited to a silicon oxynitride film, of course, but a single layer or a laminate layer of other silicon-containing films can be used as the gate insulating film.

When a silicon oxide film is used, the film is formed by plasma CVD while 25 mixing TEOS (tetraethyl orthosilicate) with O_2 , and discharging at a reaction pressure

of 40 Pa, a substrate temperature of 300 to 400 °C, and a high frequency (13.56 MHz) power density of 0.5 to 0.8 W/cm². The silicon oxide film thus formed displays excellent characteristics as the gate insulating film through a subsequent thermal annealing at 400 to 500 °C.

5 Next, as shown in Fig. 16A, a first conductive film 808a with a thickness of 20 to 100 nm and a second conductive film 808b with a thickness of 100 to 400 nm are layered on the gate insulating film 807. In this embodiment, the first conductive film 808a is a 30 nm thick TaN film, on which a W film having a thickness of 370 nm and serving as the second conductive film 808b is placed to form a laminate. The TaN
10 film is formed by sputtering with Ta as the target in atmosphere containing nitrogen. The W film is formed by sputtering with W as the target. Alternatively, the W film may be formed by thermal CVD using tungsten hexafluoride (WF₆). In either case, the film has to be lowered in resistivity in order to use it as the gate electrode, and the resistivity of the W film is desirably 20 $\mu\Omega$ cm or lower. The resistivity of the W film
15 can be lowered when the grain size in the film is increased. However, if there are many impurity elements such as oxygen in the W film, crystallization is hindered and the resistivity is increased. For that reason, the W film in this embodiment is formed by sputtering while using a high purity W target (purity: 99.9999%) and taking a great care to avoid mixing-in of impurities from the air during the film formation. As a
20 result, the W film can have a reduced resistivity of 9 to 20 $\mu\Omega$ cm.

The first conductive film 808a and the second conductive film 808b in this embodiment are formed from TaN and W, respectively, but the materials thereof are not particularly limited. Each of them can be formed of an element selected from the group consisting of Ta, W, Ti, Mo, Al, Cu, Cr and Nd, or of an alloy material or
25 compound material mainly containing one or more of the elements above. A

semiconductor film, typically a polycrystalline silicon film, doped with an impurity element such as phosphorus may also be used. An AgPdCu alloy is also included in the usable materials. The following combinations of the fist conductive film and the second conductive film are also suitable; a tantalum (Ta) film for the first conductive film and a W film for the second conductive film, a titanium nitride (TiN) film for the first conductive film and a W film for the second conductive film, a tantalum nitride (TaN) film for the first conductive film and an Al film for the second conductive film, and a tantalum nitride (TaN) film for the first conductive film and a Cu film for the second conductive film.

10 A resist mask 809 is next formed by photolithography to carry out a first etching treatment for forming electrodes and wirings (Fig. 16B). The first etching treatment employs first etching conditions and second etching conditions. In this embodiment, the first etching conditions include: using ICP (Inductively Coupled Plasma) etching; using as an etching gas CF_4 , Cl_2 and O_2 and setting the ratio of their 15 respective flow rates to 25 / 25 / 10 (sccm); and giving an RF (13.56 MHz) power of 500 W to a coil-formed electrode at a pressure of 1Pa to generate plasma. Used here is a dry etching apparatus adopting ICP (model: E645-□ICP), a product of Matsushita Electric Industrial Co., Ltd. The substrate side (sample stage) also receives an RF (13.56 MHz) power of 150 W so that a substantially negative self-bias voltage is 20 applied. The W film is etched under the first etching conditions, so that the first conductive layer is tapered around the edge. The etching rate for etching the W film under the first etching conditions is 200.39 nm/min., whereas the etching rate for etching the TaN film under the first etching conditions is 80.32 nm/min. Accordingly 25 the selective ratio of W to TaN is about 2.5. The taper angle of the W film is about 26° under the first etching conditions.

Thereafter, the first etching conditions are switched to the second etching conditions as the resist mask 809 is remained in its place. The second etching conditions include: using as an etching gas CF_4 and Cl_2 and setting the ratio of their respective flow rates to 30 / 30 (sccm); and giving an RF (13.56 MHz) power of 500 W to a coil-formed electrode at a pressure of 1Pa to generate plasma. This time etching takes about 30 seconds. The substrate side (sample stage) also receives an RF (13.56 MHz) power of 20 W so that a substantially negative self-bias voltage is applied. Under the second etching conditions in which a mixture of CF_4 and Cl_2 is used for the etching gas, the W film and the TaN film are etched to about the same extent. The etching rate for etching the W film under the second etching conditions is 58.97 nm/min., whereas the etching rate for etching the TaN film under the second etching conditions is 66.43 nm/min. In order to achieve etching free of residue, it is appropriate to prolong the etching time by about 10 to 20%.

In the first etching treatment above, the first conductive layer and the second conductive layer are tapered around their edges owing to a proper shape of the resist mask 809 and the effect of the bias voltage applied to the substrate side. The angle of the tapered portions is appropriately 15 to 45°. Thus formed through the first etching treatment are conductive layers 810 to 813 having a first shape (first conductive layers 810a to 813a and second conductive layers 810b to 813b) which are formed from the first conductive layer and the second conductive layer. Reference symbol 814 denotes a gate insulating film, and regions of the gate insulating film which are not covered with the conductive layers 810 to 813 having the first shape are etched by about 20 to 50 nm, thereby forming thinned regions.

Without removing the resist mask, a second etching treatment is conducted next (Fig. 16C). In the etching here, an etching gas obtained by mixing CF_4 , Cl_2 and

O₂ is used, ratio of their respective flow rates is set to 25 / 25 / 10 (sccm), and an RF (13.56 MHz) power of 500 W is given to a coil-formed electrode at a pressure of 1Pa to generate plasma. The substrate side (sample stage) also receives an RF (13.56 MHz) power of 20 W so that a substantially negative self-bias voltage is applied. The etching

5 rate for etching the W film in the second etching treatment is 124.62 nm/min., whereas the etching rate for etching the TaN film in the second etching treatment is 20.67 nm/min., and the selective ratio of W to TaN is 6.05. Accordingly, the W film is selectively etched. The taper angle of the W film is 70° after receiving the second etching treatment. Through the second etching treatment, second conductive layers 10 816b to 819b are formed. On the other hand, the first conductive layers 810a to 813a are barely etched to form first conductive layers 816a to 819a. Denoted by 820 is a gate insulating film, and regions of the gate insulating film which are not covered with the conductive layers 816 to 819 having the first shape are etched by about 20 to 50 nm, thereby forming thinned regions.

15 The first conductive layer 816a and the second conductive layer 816b together form an electrode, which serves as a gate electrode of an n-channel TFT for a driver circuit to be formed in a later step. The first conductive layer 817a and the second conductive layer 817b together form an electrode, which serves as a gate electrode of a p-channel TFT for the driver circuit to be formed in a later step.

20 Similarly, the first conductive layer 818a and the second conductive layer 818b together form an electrode, which serves as a gate electrode of an n-channel TFT for a pixel portion to be formed in a later step. The first conductive layer 819a and the second conductive layer 819b together form an electrode, which serves as one of electrodes of a capacitor storage (capacitance wiring) in the pixel portion to be formed 25 in a later step.

A first doping treatment is performed next to obtain the state of Fig. 17A. In the doping, the second conductive layers 816b to 819b are used as masks against an impurity element and semiconductor layers below the tapered portions of the first conductive layers 816a to 819a are doped with the impurity element. This embodiment 5 uses plasma doping while choosing phosphorus (P) for the impurity element, setting the dose to 3.5×10^{12} , and setting the acceleration voltage to 90 keV. Thus formed in a self-aligning manner are low concentration impurity regions 822a to 825a, which do not overlap the first conductive layers, and low concentration impurity regions 822b to 825b, which overlap the first conductive layers. The concentration of phosphorus 10 (P) in the low concentration impurity regions 822b to 825b is 1×10^{17} to 1×10^{18} atoms/cm³, and the concentration shows gentle gradient in accordance with the graduated thicknesses of the tapered portions of the first conductive layers 816a to 819a. In the semiconductor layers that overlap the tapered portions of the first 15 conductive layers 816a to 819a, the concentration of the impurity element is slightly decreased toward the centers from the edges of the tapered portions of the first conductive layers 816a to 819a. However, overall, the concentration is almost uniform.

Then a resist mask 826 is formed to conduct a second doping treatment for doping the semiconductor layers with an impurity element imparting the n type conductivity (Fig. 17B). In this doping treatment, ion doping or ion implanting is 20 employed. Conditions for ion doping include setting the dose to 1×10^{13} to 5×10^{15} atoms/cm² and setting the acceleration voltage to 60 to 100 keV. In this embodiment, the dose is set to 1.5×10^{15} atoms/cm² and the acceleration voltage is set to 80 keV. The impurity element imparting n type conductivity is an element belonging to Group 15 in the periodic table, typically, phosphorus (P) or arsenic (As). Phosphorus (P) is 25 used here. In this case, the conductive layers 816 to 819 serve as masks against the

impurity element imparting the n type conductivity as high concentration impurity regions 827a to 830a, low concentration impurity regions 827b to 830b, which do not overlap the first conductive layers, and low concentration impurity regions 827c to 830c, which overlap the first conductive layers, are formed in a self-aligning manner.

5 The high concentration impurity regions 827a to 830a are doped with the impurity element imparting the n type conductivity in a concentration of 1×10^{20} to 1×10^{21} atoms/cm³.

The semiconductor films for forming the p-channel TFT do not need to be doped with the impurity element imparting the n type conductivity through the second 10 doping treatment shown in Fig. 17B. Therefore the mask 826 is formed so as to cover the semiconductor layers 804 and 806 completely, thereby preventing the layers from being doped with the n type impurity element. The mask 826 may not be provided on the semiconductor layers 804 and 806. In this case, the polarity of these semiconductor layers is changed to p type in a third doping treatment.

15 After removing the resist mask 826, a resist mask 831 is newly formed for the third doping treatment. Formed through the third doping treatment in the semiconductor layer that is to serve as an active layer of the p-channel TFT are impurity regions 832 and 833 doped with an impurity element imparting the conductivity type (p type) opposite to the conductivity type (n type) in the second 20 doping treatment (Fig. 17C). The first conductive layers 817 and 819 are used as masks against the impurity element, and doping of the impurity element imparting the p type conductivity is carried out to form the impurity regions in a self-aligning manner. In this embodiment, the impurity regions 832 and 833 are formed by ion doping using dibolane (B₂H₆). The semiconductor layers for forming the n-channel 25 TFTs are covered with the resist mask 831 during the third doping treatment. The

impurity regions 832b and 832c have been doped with phosphorus in different concentrations through the first doping treatment and the second doping treatment. However, in the third doping treatment, the impurity regions 832b and 832c are both doped with the impurity element for imparting the p type conductivity in a 5 concentration of 2×10^{20} to 2×10^{21} atoms/cm³. Therefore the impurity regions 832b and 832c have no problem in functioning as a source region or a drain region of the p-channel TFT.

Through the above steps, the impurity regions are formed in the respective semiconductor layers.

10 The resist mask 831 is removed next to form a first interlayer insulating film 835. The first interlayer insulating film 835 is a silicon-containing insulating film formed by plasma CVD or sputtering to a thickness of 100 to 200 nm. In this embodiment, a silicon oxynitride film with a thickness of 150 nm is formed by plasma CVD. The first interlayer insulating film 835 is not limited to a silicon oxynitride film, 15 of course, but a single layer or a laminate layer of other silicon-containing films can be used as the first interlayer insulating film.

10 The next step is to activate the impurity elements used to dope the respective semiconductor layers as shown in Fig. 18A. This activation step employs thermal annealing using an annealing furnace. The thermal annealing is conducted in nitrogen atmosphere with the oxygen concentration being 1 ppm or less, preferably, 0.1 ppm or less, at a temperature of 400 to 700 °C, typically, 500 to 550 °C. In this embodiment, 20 the activation is made by heat treatment at 550 °C for four hours. Other usable methods than thermal annealing include laser annealing and rapid thermal annealing (RTA).

15 In this embodiment, during the above activation, the nickel that has been used as the catalyst for crystallization is simultaneously moved by the gettering action 25

to the impurity regions that contain a high concentration of phosphorus (regions 827a, 829a, 832a and 833a) to reduce the nickel concentration mainly in the semiconductor layers that are to serve as the channel formation regions. TFTs that have the channel formation regions thus formed are low in OFF current value and have excellent 5 crystallinity to obtain high electric field mobility. Therefore the TFTs can attain excellent characteristics.

The activation may be carried out before the first interlayer insulating film 835 is formed. However, if the material used for the wiring is weak against heat, it is preferred to conduct activation after the interlayer insulating film (an insulating film 10 containing silicon as main ingredient, e.g., a silicon nitride film) as in this embodiment in order to protect the wiring and others as well.

Another heat treatment is conducted in atmosphere containing 3 to 100% hydrogen at 300 to 550°C for one to twelve hours to hydrogenate the semiconductor layers. In this embodiment, heat treatment is carried out in nitrogen atmosphere 15 containing about 3% of hydrogen at 410°C for an hour. This step is to terminate dangling bonds in the semiconductor layers by hydrogen contained in the interlayer insulating film. Other hydrogenation measures include plasma hydrogenation (that utilizes hydrogen excited by plasma).

If laser annealing is employed for the activation, irradiation of laser light 20 such as an excimer laser or a YAG laser takes place desirably after the above hydrogenation.

Next, a second interlayer insulating film 836 is formed on the first interlayer insulating film 835 from an organic insulating material. An acrylic resin film with a thickness of 1.6 μ m is formed in this embodiment. The film is then patterned to form 25 contact holes reaching respective impurity regions 827a, 829a, 832a and 833a.

Subsequently, electrodes 840 to 843 each electrically connected to one of the impurity regions 827a and 832a are formed in a driver circuit 905. These electrodes are formed by patterning a laminate film of a Ti film with a thickness of 50 nm and an alloy film (Al-Ti alloy film) with a thickness of 500 nm.

5 In a pixel portion 906, a connection wiring 845, or a source signal line 844, that is in contact with the impurity region 829a is formed, and a connection wiring 846 that is in contact with the impurity region 833a is also formed.

A transparent conductive film with a thickness of 80 to 120 nm is then formed on the connection wirings and is patterned to form a pixel electrode 847. (Fig.

10 18B) Materials suitable for the transparent conductive film include an alloy of indium oxide and zinc oxide (In_2O_3 -ZnO) and zinc oxide (ZnO). Zinc oxide added with gallium (Ga) (ZnO:Ga) in order to increase the transmittance of visible light and conductivity is also a suitable material.

15 By forming the pixel electrode 847 on the connection wiring 845 so that the electrode is brought into contact with the wiring, an electrical connection with a drain region of the pixel TFT is formed as well as an electrical connection with the semiconductor layer (impurity region 833a) that functions as one of the electrodes of the capacitor storage.

20 A transparent conductive film is used for the pixel electrode 847 in the example described here. On the other hand, when the pixel electrode is formed from a conductive material having reflectivity, a reflective liquid crystal display can be manufactured. In this case, the electrodes and the pixel electrode can be formed simultaneously. The desirable material for the pixel electrode of that case is a highly reflective material, such as a film containing Al or Ag as its main ingredient or a 25 laminate film thereof.

In this way, the driver circuit 905 having an n-channel TFT 901 and a p-channel TFT 902 can be formed on the same substrate on which the pixel portion 906 having a pixel TFT 903 and a capacitor storage 904 is formed.

The n-channel TFT 901 of the driver circuit 905 includes: a channel formation region 850; the low concentration impurity region 827c (GOLD region) that overlaps the first conductive layer 816a constituting one of the gate electrodes; the low concentration impurity region 827b (LDD region) that is formed outside the gate electrode; and the high concentration impurity region 827a that functions as a source region or a drain region. The p-channel TFT 902 includes: a channel formation region 851; the impurity region 832c that overlaps the first conductive layer 817a constituting one of the gate electrodes; the impurity region 832b that is formed outside the gate electrode; and the impurity region 832a that functions as a source region or a drain region.

The pixel TFT 903 of the pixel portion 906 includes: a channel formation region 852; the low concentration impurity region 829c (GOLD region) that overlaps the first conductive layer 818a constituting one of the gate electrodes; the low concentration impurity region 829b (LDD region) that is formed outside the gate electrode; and the high concentration impurity region 829a that functions as a source region or a drain region. The semiconductor layers 833a to 833c, which are a part of the capacitance wiring serving as one of the electrodes of the capacitor storage 904, are doped with an impurity element imparting the p type conductivity. The capacitor storage 904 comprises the electrode 819, the semiconductor layers 833a to 833c and a semiconductor layer 853, with the gate insulating film 820 as a dielectric.

The shielding film 801 overlaps the entire channel formation region 852 of the pixel TFT 903.

An oriented film 855 is formed next and rubbing treatment is performed on the film. In this embodiment, before forming the oriented film 855, an organic resin film such as an acrylic resin film is patterned to form, at desired positions, pillar-like spacers for maintaining the distance between substrates. Instead of the pillar-like 5 spacers, spherical spacers may be sprayed throughout the entire surface of the substrate.

Next, an opposite substrate 856 is prepared. The opposite substrate is provided with a color filter in which colored layers 858 are arranged in relation to pixels of the respective colors. A planarization film 859 is then formed to cover the 10 color filter. On the planarization film 859, an opposite electrode 857 is formed in the pixel portion 906 from a transparent conductive film. An oriented film 860 is formed over the entire surface of the opposite substrate and rubbing treatment is performed on the film.

Using a sealing agent 861, the opposite substrate is bonded to the active 15 matrix substrate on which the pixel portion 906 and the driver circuit 905 are formed. The sealing agent 861 is mixed with a filler, which, together with the pillar-like spacers, keeps a uniform distance between the two substrates when they are bonded to each other. Thereafter, a liquid crystal material 862 is injected between the two substrates and the device is completely sealed by an end-sealing material (not shown). 20 The liquid crystal material 862 may be a known liquid crystal material. In this way, an active matrix liquid crystal display shown in Fig. 19 is completed. The active matrix substrate or the opposite substrate is cut into a desired shape if the need arises. A polarizing plate and the like may suitably provided by a known technique. An FPC is then bonded by using a known technique.

25 This embodiment can be carried out in combination with Embodiment 3.

[Embodiment 6]

This embodiment gives an example of a cross sectional view of a liquid crystal display having the structure of the present invention.

Fig. 20 shows a sectional view of the liquid crystal display having the 5 structure of the present invention. A shielding film 148 containing silicon oxide and a black pigment is formed on an active matrix substrate 6001. A planarization insulating film 6002 is formed on the active matrix substrate 6001 so as to cover the shielding film 148.

On the planarization insulating film 6002, a p-channel TFT 6101, a first n-10 channel TFT 6102 and a second n-channel TFT 6103 are formed in a driver circuit 6201 whereas a pixel TFT 6104 and a capacitor storage 6105 are formed in a pixel portion.

The p-channel TFT 6101 of the driver circuit has, in a semiconductor layer 6004, a channel formation region 126, source regions 127a and 127b, and drain regions 15 128a and 128b. The first n-channel TFT 6102 has, in a semiconductor layer 6005, a channel formation region 129, an LDD region 130 that overlaps a gate electrode 6071 (an LDD region as such is referred to as Lov), a source region 131, and a drain region 132. The length of the Lov region in the channel length direction is set to 0.5 to 3.0 μm , preferably 1.0 to 1.5 μm . The second n-channel TFT 6103 has, in a semiconductor 20 layer 6006, a channel formation region 133, LDD regions 134 and 135, a source region 136, and a drain region 137. These LDD regions include an Lov region and an LDD region that does not overlap a gate electrode 6072 (an LDD region as such is referred to as Loff). The length of the Loff region in the channel length direction is set to 0.3 to 2.0 μm , preferably 0.5 to 1.5 μm . The pixel TFT 6104 has, in a semiconductor layer 25 6007, channel formation regions 138 and 139, Loff regions 140 to 143, and source or

drain regions 144 to 146. The length of each of the Loff regions in the channel length direction is set to 0.5 to 3.0 μm , preferably 1.5 to 2.5 μm . Offset regions (not shown) are formed between the channel formation regions of the pixel TFT 6104 and the Loff regions that are LDD regions of the pixel TFT (between 138 and 140, between 138 and 5 141, between 139 and 142, and between 139 and 143). The capacitor storage 6105 comprises: an upper layer capacitance wiring 6074; an insulating film that is a gate insulating film 6020; and a semiconductor layer 147 (capacitance wiring) that is connected with the drain region 146 of the pixel TFT 6104 and is doped with an impurity element imparting the n type conductivity. The pixel TFT 6104 has a double 10 gate structure in Fig. 20. However, there is no inconvenience if the pixel TFT has a single gate structure or a multi-gate structure in which a plurality of gate electrodes are provided.

The shielding film 148 completely overlaps the channel formation regions 138 and 139 of the pixel TFT 6104.

15 The structure described above makes it possible to separately optimize the structure of the TFTs that constitute the pixel portion and the driver circuits in accordance with the specifications the respective components demand, thereby improving the operation performance and the reliability of the liquid crystal display.

Denoted by 6060 is a pixel electrode, which is electrically connected to the 20 drain region 146 of the pixel TFT 6104. Reference symbol 6061 denotes an oriented film. 6062 denotes an opposite substrate, 6063, an opposite electrode, 6064, another oriented film, and 6065, a liquid crystal. The liquid crystal shown in Fig. 20 is a reflective liquid crystal display.

The reflective liquid crystal display in this embodiment displays an image 25 in TN (twist) mode. Accordingly, a polarizing plate (not shown) is arranged in an

upper part of the reflective liquid crystal display.

This embodiment can be carried out in combination with Embodiment 3.

[Embodiment 7]

5 The liquid crystal display manufacture by using the present invention can be used in the display portion of various electronic equipments. Following can be given as such electronic equipments: video cameras; digital cameras; projectors (rear type or front type); head mounted displays (goggle type displays); game equipments; car navigation systems; personal computers; portable information terminals (mobile 10 computers, portable telephones or electronic books etc.) etc. Examples of these are shown in Figs. 13, 14 and 15.

Fig. 13A is a personal computer which comprises: a main body 7001; an image input section 7002; a display portion 7003; and a key board 7004. The present invention can be applied to the image input section 7002 and the display portion 15 7003.

Fig. 13B is a video camera which comprises: a main body 7101; a display portion 7102, a voice input section 7103; operation switches 7104; a battery 7105 and an image receiving section 7106. The present invention can be applied to the display portion 7102.

20 Fig. 13C is a mobile computer which comprises: a main body 7201; a camera section 7202; an image receiving section 7203; operation switches 7204 and a display portion 7205. The present invention can be applied to the display portion 7205.

Fig. 13D is a goggle type display which comprises: a main body 7301; a 25 display portion 7302; and an arm section 7303. The present invention can be applied

to the display portion 7302.

Fig. 13E is a player using a recording medium which records a program (hereinafter referred to as a recording medium) which comprises: a main body 7401; a display portion 7402; a speaker section 7403; a recording medium 7404; operation switches 7405. This device uses DVD (digital versatile disc), CD, etc. for the recording medium, and can be used for music appreciation, film appreciation, games and Internet. The present invention can be applied to the display portion 7402.

Fig. 13F shows a digital camera, containing a main body 7501, a display portion (A) 7502, a view finder portion 7503, operation switches 7504, a display portion (B) 7505 and battery 7506. The electronic equipments of the present invention can be used in the display portion (A) 7502 and the display portion (B) 7505. Further, in a case where the display portion (B) 7505 is used for an operation panel, the power consumption can be reduced by displaying white-colored characters on a black-colored background.

Fig. 14A is a front type projector which comprises: an optical light source system and a display portion 7601; and a screen 7602. The present invention can be applied to the display portion 7601.

Fig. 14B is a rear type projector which comprises: a main body 7701; an optical light source system and a display portion 7702; a mirror 7703; a mirror 7704; and a screen 7705. The present invention can be applied to the display portion 7702.

Fig. 14C is a diagram which shows an example of the structures of the optical light source system and display portions 7601 and 7702 of Figs. 14A and 14B. Each of the optical light source system and display portions 7601 and 7702 comprises: an optical light source system 7801; mirrors 7802 and 7804 to 7806; a dichroic mirror

7803; an optical system 7807; a display portion 7808; a phase differentiating plate 7809; and a projection optical system 7810. The projection optical system 7810 comprises a plurality of optical lenses having a projection lens. This structure is called as a three-plate type in which 3 display portions 7808 are used.. Further, an operator 5 may appropriately dispose an optical lens, a film which has a function to polarize light, a film which adjusts a phase difference and an IR film, etc in the optical path shown by an arrow in Fig. 14C.

Fig. 14D is a diagram showing an example of a structure of the optical light source system 7801 in Fig. 14C. In the present embodiment, the optical light source 10 system 7801 comprises: a reflector 7811; a light source 7812; lens arrays 7813 and 7814; a polarizer conversion element 7815; and a condensing lens 7816. Note that the optical light source system shown in Fig. 14D is merely an example and the structure is not limited to this example. For instance, an operator may appropriately dispose an optical lens, a film which has a function to polarize light, a film which adjusts a phase 15 difference and an IR film, etc.

While Fig. 14C shows an example of the three-plate type, Fig. 15A is a diagram showing an example of a single plate type. The optical light source system and a display portion shown in Fig. 15A comprises: an optical light source system 7901, a display portion 7902, a projection optical system 7903 and a phase difference 20 plate 7904. The projection optical system 7903 comprises a plurality of optical lenses including a projection lens. The light source system and a display portion shown in Fig. 15A can be applied to the optical light source systems and display portions 7601 and 7702 shown in Figs. 14A and 14B. An optical light source system shown in Fig. 14D may be used as the optical light source system 7901. Note that a color filter is 25 disposed in the display portion 7902 (not shown) and the displayed image is colored.

An optical light source system and a display portion shown in Fig. 15B is an application of Fig. 15A and the displayed image is colored by using a rotating color filter circular plate 7905 of RGB in place of disposing a color filter. The light source system and a display portion shown in Fig. 15B can be applied to the optical light source systems and display portions 7601 and 7702 shown in Figs. 14A and 14B.

An optical light source system and a display portion shown in Fig. 15C is called as a color-filter-less single plate system. This system disposes a micro lens array 7915 in the display portion 7916, and the displayed image is colored by using a dichroic mirror (green) 7912, a dichroic mirror (red) 7913 and a dichroic mirror (blue) 7914. The projection optical system 7917 comprises a plurality of optical lenses including a projection lens. The light source system and a display portion shown in Fig. 1C can be applied to the optical light source systems and display portions 7601 and 7702 shown in Figs. 14A and 14B. Further as an optical light source system 7911, an optical system using a coupling lens and a collimator lens in addition to the light source may be used.

As described above, the applicable range of the present invention is very large, and it is possible to apply to electronic equipments of various fields. Further, electronic equipments of Embodiment 7 can be accomplished with a combination of any of Embodiments 1 to 6.

20

With the structure of the present invention, the surface of the insulating film can be leveled and TFTs formed on the insulating film thus can be saved of poor characteristics. Moreover, the polishing by CMP helps to reduce the bending of the substrate which is caused by the stress of the insulating film, to a certain degree.

25

The shielding film can block light from the active matrix substrate side

which otherwise would irradiate the TFT, thereby preventing the light from increasing OFF current of the TFT. Being formed on the active matrix substrate side, the shielding film needs only a limited margin for positioning itself, thereby improving the aperture ratio.

5 The shielding film can be formed above the TFT and a wiring with an interlayer insulating film interposed between the shielding film and the TFT and the wiring, in addition to employing the structure of the present invention, namely, forming the shielding film between the active layer of the TFT and the substrate. Then light can more securely be prevented from entering the active layer, in particular, the channel 10 formation region.

When the shielding film is formed between the active matrix substrate and the active layer of the TFT, the wiring may be formed simultaneously. If the same material is used for the wiring and the shielding film and if the wiring is a gate signal line or a source signal line, image disturbance (discrimination) caused by orientation 15 disorder in a liquid crystal material between pixels can be prevented.

A shielding film for the opposite substrate may be added to the structure of the present invention.

WHAT IS CLAIMED IS:

1. A semiconductor device comprising:

a shielding film formed on an insulating surface;

5 a planarization insulating film formed on the insulating surface so as to cover the shielding film; and

a semiconductor layer formed so as to be in contact with the planarization insulating film,

wherein the shielding film overlaps the semiconductor layer with the planarization insulating film sandwiched therebetween, and

10 wherein the planarization insulating film is polished by CMP before the semiconductor layer is formed.

2. A device according to claim 1, wherein a thickness of the shielding film is 0.1 μm to 0.5 μm .

15

3. A device according to claim 1, wherein the shielding film is tapered around the edge.

4. A digital camera comprising a semiconductor device according to claim 1.

20

5. A video camera comprising a semiconductor device according to claim 1.

6. A goggle type display device comprising a semiconductor device according to claim 1.

25

7. An audio system comprising a semiconductor device according to claim 1.

8. A notebook personal computer comprising a semiconductor device according to claim 1.

9. A portable information terminal comprising a semiconductor device according to claim 1.

10. A DVD player comprising a semiconductor device according to claim 1.

11. A semiconductor device comprising:

10 a shielding film formed on an insulating surface;
a planarization insulating film formed on the insulating surface so as to cover the shielding film; and

15 a thin film transistor including an active layer, the transistor being formed so as to be in contact with the planarization insulating film,

wherein the active layer has a channel formation region,
wherein the shielding film overlaps the entire channel formation region with the planarization insulating film sandwiched therebetween, and

20 wherein the planarization insulating film is polished by CMP before the active layer is formed.

12. A device according to claim 11, wherein a thickness of the shielding film is 0.1 μm to 0.5 μm .

25 13. A device according to claim 11, wherein the shielding film is tapered around the edge.

14. A digital camera comprising a semiconductor device according to claim
11.

15. A video camera comprising a semiconductor device according to claim 11.

5

16. A goggle type display device comprising a semiconductor device according
to claim 11.

17. An audio system comprising a semiconductor device according to claim

10 11.

18. A notebook personal computer comprising a semiconductor device according
to claim 11.

15 19. A portable information terminal comprising a semiconductor device according
to claim 11.

20. A DVD player comprising a semiconductor device according to claim 11.

20 21. A semiconductor device comprising:

 a lower layer capacitance wiring formed on an insulating surface;

 a planarization insulating film formed on the insulating surface so as to
cover the lower layer capacitance wiring; and

25 a capacitance wiring formed so as to be in contact with the planarization
insulating film,

wherein the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween, and

wherein the planarization insulating film is polished by CMP before the capacitance wiring is formed.

5

22. A device according to claim 21, wherein the thickness of the lower layer capacitance wiring is 0.1 μm to 0.5 μm .

23. A device according to claim 21, wherein the lower layer capacitance wiring
10 is tapered around the edge.

24. A device according to claim 21, wherein the thickness of the planarization insulating film is 0.5 μm to 1.5 μm .

15 25. A digital camera comprising a semiconductor device according to claim 21.

26. A video camera comprising a semiconductor device according to claim 21.

20 27. A goggle type display device comprising a semiconductor device according to claim 21.

28. An audio system comprising a semiconductor device according to claim 21.

25

29. A notebook personal computer comprising a semiconductor device according to claim 21.

30. A portable information terminal comprising a semiconductor device according to claim 21.

31. A DVD player comprising a semiconductor device according to claim 21.

32. A semiconductor device comprising:

10 a shielding film, a lower layer capacitance wiring and a lower layer wiring that are formed on an insulating surface;

a planarization insulating film formed on the insulating surface so as to cover the shielding film, the lower layer capacitance wiring and the lower layer wiring;

15 a thin film transistor including an active layer, the transistor being formed so as to be in contact with the planarization insulating film; and

a capacitance wiring formed so as to be in contact with the planarization insulating film,

wherein the active layer has a channel formation region,

20 wherein the shielding film overlaps the entire channel formation region with the planarization insulating film sandwiched therebetween,

wherein the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween,

25 wherein the thin film transistor has a gate electrode electrically connected to the lower layer wiring, and

wherein the planarization insulating film is polished by CMP before the active layer is formed.

33. A device according to claim 32, wherein the shielding film, the lower layer 5 capacitance wiring and the lower layer wiring each has a thickness of 0.1 μm to 0.5 μm .

34. A device according to claim 32, wherein the shielding film, the lower layer capacitance wiring and the lower layer wiring are tapered around their edges.

10

35. A device according to claim 32, wherein the thickness of the planarization insulating film is 0.5 μm to 1.5 μm .

15 36. A digital camera comprising a semiconductor device according to claim 32.

37. A video camera comprising a semiconductor device according to claim 32.

20 38. A goggle type display device comprising a semiconductor device according to claim 32.

39. An audio system comprising a semiconductor device according to claim 32.

25 40. A notebook personal computer comprising a semiconductor device according

to claim 32.

41. A portable information terminal comprising a semiconductor device according to claim 32.

5

42. A DVD player comprising a semiconductor device according to claim 32.

43. A method of manufacturing a semiconductor device, comprising the steps of:

10 forming a shielding film that is in contact with an insulating surface;

forming an insulating film on the insulating surface so as to cover the shielding film;

polishing the insulating film by CMP to form a planarization insulating film;

and

15 forming a semiconductor layer such that it is in contact with the planarization insulating film,

wherein the shielding film overlaps the semiconductor layer with the planarization insulating film sandwiched therebetween.

20 44. A method according to claim 43, wherein the thickness of the shielding film is 0.1 μm to 0.5 μm .

45. A method according to claim 43, wherein the shielding film is tapered around the edge.

25

46. A method according to claim 43, wherein the thickness of the planarization insulating film is 0.5 μm to 1.5 μm .

47. A method of manufacturing a semiconductor device, comprising the steps
5 of:

forming a shielding film that is in contact with an insulating surface;
forming an insulating film on the insulating surface so as to cover the
shielding film;
polishing the insulating film by CMP to form a planarization insulating film;

10 and

forming a thin film transistor including an active layer such that it is in
contact with the planarization insulating film,
wherein the active layer has a channel formation region, and
wherein the shielding film overlaps the entire channel formation region with
15 the planarization insulating film sandwiched therebetween.

48. A method according to claim 47, wherein the thickness of the shielding film
is 0.1 μm to 0.5 μm .

20 49. A method according to claim 47, wherein the shielding film is tapered around
the edge.

50. A method according to claim 47, wherein the thickness of the planarization
insulating film is 0.5 μm to 1.5 μm .

51. A method of manufacturing a semiconductor device, comprising the steps of:

forming a lower layer capacitance wiring that is in contact with an insulating surface;

5 forming an insulating film on the insulating surface so as to cover the lower layer capacitance wiring;

polishing the insulating film by CMP to form a planarization insulating film;

and

10 forming a capacitance wiring such that it is in contact with the planarization insulating film,

wherein the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween.

52. A method according to claim 51, wherein the thickness of the lower layer

15 capacitance wiring is 0.1 μm to 0.5 μm .

53. A method according to claim 51, wherein the lower layer capacitance wiring is tapered around the edge.

20 54. A method according to claim 51, wherein the thickness of the planarization insulating film is 0.5 μm to 1.5 μm .

55. A method of manufacturing a semiconductor device, comprising the steps of:

25 forming a shielding film, a lower layer capacitance wiring and a lower layer

wiring that are in contact with an insulating surface;

forming an insulating film on the insulating surface so as to cover the shielding film, the lower layer capacitance wiring and the lower layer wiring;

polishing the insulating film by CMP to form a planarization insulating film;

5 and

forming a capacitance wiring and a thin film transistor that includes an active layer on the planarization insulating film,

wherein the active layer has a channel formation region,

wherein the shielding film overlaps the entire channel formation region with

10 the planarization insulating film sandwiched therebetween,

wherein the lower layer capacitance wiring overlaps the capacitance wiring with the planarization insulating film sandwiched therebetween, and

wherein the thin film transistor has a gate electrode electrically connected to the lower layer wiring.

15

56. A method according to claim 55, wherein the shielding film, the lower layer capacitance wiring and the lower layer wiring each has a thickness of 0.1 μm to 0.5 μm .

20




57. A method according to claim 55, wherein the shielding film, the lower layer capacitance wiring and the lower layer wiring are tapered around their edges.

58. A method according to claim 55, wherein the thickness of the planarization insulating film is 0.5 μm to 1.5 μm .

25

ABSTRACT OF THE DISCLOSURE

OFF current of a TFT is reduced. There is provided a semiconductor device comprising: a substrate; a shielding film formed so as to be in contact with the substrate; a planarization insulating film formed on the substrate so as to cover the 5 shielding film; and a semiconductor layer formed so as to be in contact with the planarization insulating film. The semiconductor device is characterized in that the shielding film overlaps the semiconductor layer with the planarization insulating film sandwiched therebetween, and that the planarization insulating film is polished by CMP before the semiconductor layer is formed.









FIG. 2






FIG. 4A




FIG. 4B




FIG. 4C




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7A





FIG. 7B






FIG. 9A




FIG. 9B




FIG. 9C




FIG. 10A





FIG. 10B



100




FIG. 11A




FIG. 11B




FIG. 12A










FIG. 12B






FIG. 14A




FIG. 14B




FIG. 14C




FIG. 14D




FIG. 15A




FIG. 15B





FIG. 15C






FIG. 18A





FIG. 18B






FIG. 19




FIG. 20

Declaration and Power of Attorney for Patent Application**特許出願宣言書及び委任状****Japanese Language Declaration****日本語宣言書**

私は、以下に記名された発明者として、ここに下記の通り宣言する： As a below named inventor, I hereby declare that:

私の住所、郵便の宛先そして国籍は、私の氏名の後に記載された通りである。

My residence, post office address and citizenship are as stated next to my name.

下記の名前の発明について、特許請求範囲に記載され、且つ特許が求められている発明主題に関して、私は、最初、最先且つ唯一の発明者である（唯一の氏名が記載されている場合）か、或いは最初、最先且つ共同発明者である（複数の氏名が記載されている場合）と信じてる。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

SEMICONDUCTOR DEVICE AND**MANUFACTURING METHOD THEREOF**

上記発明の明細書はここに添付されているが、下記の欄がチェックされている場合は、この限りでない：

の日に出願され、
この出願の米国出願番号またはPCT国際出願番号は、
_____ であり、且つ
_____ の日に補正された出願（該当する場合）

the specification of which is attached hereto unless the following box is checked:

was filed on _____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、上記の補正書によって補正された、特許請求範囲を含む上記明細書を検討し、且つ内容を理解していることをここに表明する。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編規則1.56に定義されている、特許性について重要な情報を開示する義務があることを認める。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the need of the individual case. Any comments on the amount of time you are required to complete this form should be sent to Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Patents and Trademarks, Washington, DC 20231

Japanese Language Declaration
(日本語宣言書)

私は、ここに、以下に記載した外国での特許出願または発明者証の出願、或いは米国以外の少なくとも一国を指定している米国法典第35編第365条(a)によるPCT国際出願について、同第119条(a)-(d)項又は第365条(b)項に基づいて優先権を主張するとともに、優先権を主張する本出願の出願日よりも前の出願日を有する外国での特許出願または発明者証の出願、或いはPCT国際出願については、いかなる出願も、下記の枠内をチェックすることにより示した。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application for which priority is claimed.

Prior Foreign Application(s)
外国での先行出願

2000-194222

(Number)
(番号)

JAPAN

(Country)
(国名)

JUNE 28, 2000

(Day/Month/Year Filed)
(出願日/月/年)Priority Not Claimed
優先権主張なし(Number)
(番号)(Country)
(国名)(Day/Month/Year Filed)
(出願日/月/年)

私は、ここに、下記のいかなる米国仮特許出願についても、その米国法典第35編第119条(e)項の利益を主張する。

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)
(出願番号)(Filing Date)
(出願日)(Application No.)
(出願番号)(Filing Date)
(出願日)

私は、ここに、下記のいかなる米国出願についても、その米国法典第35編第120条に基づく利益を主張し、又米国を指定するいかなるPCT国際出願についても、その同第365条(c)に基づく利益を主張する。また、本出願の各特許請求の範囲の主題が、米国法典第35編第112条第1段に規定された様様で、先行する米国出願又はPCT国際出願に開示されていない場合においては、その先行出願の出願日と本国内出願日またはPCT国際出願との間の期間中に入手された情報で、差別規則法典第37編規則1, 5に定義された特許性に關わる重要な情報について開示義務があることを承認する。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.)
(出願番号)(Filing Date)
(出願日)(Status: Patented, Pending, Abandoned)
(現況:特許許可、係属中、放棄)(Application No.)
(出願番号)(Filing Date)
(出願日)(Status: Patented, Pending, Abandoned)
(現況:特許許可、係属中、放棄)

私は、ここに表明された私自身の知識に係わる陳述が真実であり、且つ情報と信ずることに基づく陳述が、真実であると信じられることを宣言し、さらに、故意に虚偽の陳述などを行った場合は、米国法典第18編第1001条に基づき、罰金または拘禁、若しくはその両方ににより懲罰され、またそのような故意による虚偽の陳述は、本出願またはそれに対して発行されるいかなる特許も、その有効性に問題が生ずることを理解した上で陳述が行われたことを、ここに宣言する。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Japanese Language Declaration
(日本語宣言書)

委任状： 私は本出願を審査する手続を行い、且つ米国特許商標庁との全ての業務を遂行するために、記名された発明者として、下記の弁護士及び／または弁理士を任命する。（氏名及び登録番号を記載すること）

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number).

Scott C. Harris, Registration No. 32,030

書類送付先

Send Correspondence to:

Scott C. Harris
Fish & Richardson P.C.
PTO Customer No. 20985
4350 La Jolla Village Drive, Suite 500
San Diego, CA 92122

直通電話連絡先：（氏名及び電話番号）

Direct Telephone Calls to: (name and telephone number)

Scott C. Harris
858 / 678-5070

唯一または第一発明者氏名

Full name of sole or first inventor

Shunpei YAMAZAKI

発明者の署名

日付

Inventor's signature

Date


Residence
Tokyo, JAPAN

住所

Citizenship

Japanese

国籍

Post Office Address

c/o Semiconductor Energy Laboratory Co.,Ltd.

398 Hase, Atsugi-shi, Kanagawa-ken 243-0036 JAPAN

第二共同発明者がいる場合、その氏名

Full name of second joint inventor, if any


Jun KOYAMA

第二共同発明者の署名

日付

Second inventor's signature

Date


Residence
Kanagawa, JAPAN

住所

Citizenship

Japanese

国籍

Post Office Address

c/o Semiconductor Energy Laboratory Co.,Ltd.

398 Hase, Atsugi-shi, Kanagawa-ken 243-0036 JAPAN

(第三以下の共同発明者についても同様に記載し、署名をすること）

(Supply similar information and signature for third and subsequent joint inventors.)